Search results
Jump to navigation
Jump to search
Create the page "POWER" on this wiki! See also the search results found.
Page title matches
- 18 bytes (2 words) - 13:01, 19 December 2017
- '''Power ISA''' is the specification for how Power architecture processors are to behave. It dictates the machine instruction ...re two primary versions of the Power ISA that are of interest to [[PowerNV|PowerNV]] platforms:3 KB (449 words) - 09:50, 23 January 2024
- 50 bytes (5 words) - 18:12, 6 March 2019
- ...ation on how to interrogate the FPGA for status information when low-level power faults occur. When troubleshooting power sequencing, start by reading the key registers from the BMC shell:5 KB (868 words) - 07:41, 19 January 2020
- #REDIRECT [[Power ISA/Vector Operations]]41 bytes (5 words) - 21:54, 26 May 2023
- ...ns how to configure RCS [[OpenPOWER]] systems to power on immediately when power is applied to a system. All RCS [[OpenPOWER]] systems.1 KB (187 words) - 13:37, 2 March 2019
- ...a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an external stan ...ctor Facility and Vector Scalar Extension (VSX) in current versions of the Power ISA.5 KB (608 words) - 06:54, 8 November 2023
- ...support for Secure Virtual Machines (SVMs). It was first made available on POWER9 Nimbus chips with DD2.3 stepping. Like with Hypervisor State, Ultravisor S ...rg/patch/719952/</ref> It will probably be part of future revisions of the Power ISA.5 KB (729 words) - 21:09, 4 May 2020
- ...Branch Facility register usually defined in Book III in of the [[Power ISA|Power ISA]]. Among other uses, the MSR contains information about the privilege l ...sions] and [https://www.devever.net/~hl/power9tags The Talos II, Blackbird POWER9 systems support tagged memory].</ref>13 KB (1,676 words) - 03:43, 7 November 2022
- #REDIRECT [[Configuring Power Restore States]]46 bytes (5 words) - 13:37, 2 March 2019
Page text matches
- #REDIRECT [[Power ISA]]23 bytes (3 words) - 22:30, 19 January 2018
- #REDIRECT [[Power ISA/Vector Operations]]41 bytes (5 words) - 21:54, 26 May 2023
- #REDIRECT [[Power ISA/Privilege States]]40 bytes (5 words) - 10:50, 12 February 2018
- #REDIRECT [[Configuring Power Restore States]]46 bytes (5 words) - 13:37, 2 March 2019
- #REDIRECT [[Power ISA/Machine State Register]]46 bytes (6 words) - 10:51, 12 February 2018
- #REDIRECT [[Power ISA/Machine State Register]]46 bytes (6 words) - 10:56, 12 February 2018
- ...[Solid Silicon]]'s first server and workstation OpenPOWER CPU ([[Power ISA|POWER ISA]] v3.1). It uses PCIe Gen 5<ref>[https://nitter.net/RaptorCompSys/statu293 bytes (38 words) - 07:42, 14 November 2023
- ...ns how to configure RCS [[OpenPOWER]] systems to power on immediately when power is applied to a system. All RCS [[OpenPOWER]] systems.1 KB (187 words) - 13:37, 2 March 2019
- ...llary microprocessor on a [[POWER9]] chip which assists the [[OCC]] in its power management duties. Two types of GPE exist on [[POWER9]] chips:479 bytes (74 words) - 03:47, 4 November 2021
- ...a:IPMI|IPMI]] and performs necessary baseboard initialization prior to CPU power on. Monitors CPU temperatures and sets fan speeds appropriately.}}688 bytes (99 words) - 10:55, 2 December 2022
- X1 is [[Solid Silicon]]'s first BMC. It is [[Power ISA]] compliant.<ref>[https://nitter.net/RaptorCompSys/status/1715233204037240 bytes (30 words) - 23:29, 14 November 2023
- * [https://github.com/tevador/RandomX/pull/41 Added POWER7+ intrinsincs and cpu detection to makefile] * [https://github.com/tevador/RandomX/issues/132 POWER support]1 KB (157 words) - 22:07, 2 February 2021
- |header1 = PowerPC 405 |label2 = [[Power ISA|Power ISA]]869 bytes (120 words) - 11:01, 12 February 2018
- ...program load. The process by which IBM computers are brought from a cold power off state to a functional bootloader environment. Equivalent to the x86 "b224 bytes (34 words) - 10:04, 20 December 2017
- ...s are hardcoded. There are some auxillary microprocessors on-die to handle power management functions (the [[CME]], [[SGPE]] and [[PGPE]], as well as the [[ * [https://github.com/open-power/hcode Source code for POWER9 power management cores]606 bytes (84 words) - 14:47, 19 December 2017
- ...allow it to set appropriate fan speeds. The OCC implements any applicable power caps and supports programmable TDP limits.}} The [[CME]], [[SGPE]] and [[PGPE]] auxillary microprocessors handle various power management responsibilities and are managed by the OCC.1 KB (139 words) - 03:19, 22 February 2018
- == POWER Drivers == ...to provide perfect A/V sync for studio applications. This enhancement is POWER-exclusive; builds of the modified PerfectSync driver stack are not availabl2 KB (246 words) - 06:29, 9 December 2019
- |name=Power NOR298 bytes (46 words) - 12:57, 19 December 2017
- == Docker on POWER == Docker runs fine on POWER, the only issues are with golang on big endian ppc64, which does not suppor814 bytes (114 words) - 17:46, 10 March 2023
- |name=PowerNV |abbr=PowerNV798 bytes (118 words) - 01:27, 22 December 2017
- '''Power ISA''' is the specification for how Power architecture processors are to behave. It dictates the machine instruction ...re two primary versions of the Power ISA that are of interest to [[PowerNV|PowerNV]] platforms:3 KB (449 words) - 09:50, 23 January 2024
- |header1 = POWER10 |label2 = [[Power ISA|Power ISA]]2 KB (195 words) - 18:15, 21 August 2020
- ...for [[Raptor Computing Systems|Raptor Computing Systems]]' desktop-class [[Power ISA]] v3.1 platform. It uses the [[S1]] CPU and the [[X1]] BMC.353 bytes (45 words) - 07:32, 14 November 2023
- ...[[Raptor Computing Systems|Raptor Computing Systems]]' workstation-class [[Power ISA]] v3.1 platform. It uses the [[S1]] CPU and the [[X1]] BMC.354 bytes (45 words) - 07:30, 8 November 2023
- ....org/onlinedocs/gcc/RS_002f6000-and-PowerPC-Options.html does not exist on PowerPC]. It can be fixed by replacing this line in the Makefile: It would be interesting to try porting these SIMD code paths to POWER to see if performance improves.1 KB (171 words) - 12:28, 5 July 2022
- * [https://github.com/bitcoin/bitcoin/pull/7059 add powerpc build support for openssl lib] ...hub.com/bitcoin/bitcoin/pull/14066 gitian-linux: Build binaries for 64-bit POWER]2 KB (228 words) - 02:48, 21 March 2021
- Small FPGA used for power sequencing on RCS [[OpenPOWER]] systems.663 bytes (86 words) - 14:27, 2 March 2019
- |header1 = POWER8E |label2 = [[Power ISA|Power ISA]]2 KB (311 words) - 00:18, 20 September 2022
- ...a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an external stan ...ctor Facility and Vector Scalar Extension (VSX) in current versions of the Power ISA.5 KB (608 words) - 06:54, 8 November 2023
- ...ation on how to interrogate the FPGA for status information when low-level power faults occur. When troubleshooting power sequencing, start by reading the key registers from the BMC shell:5 KB (868 words) - 07:41, 19 January 2020
- ...png|200px|thumb|right|CMEs on [[POWER9]]]] A [[PPE]] instance dedicated to power management functions, running at ¼ of the frequency of the L3 cache (1/8 o * [https://github.com/open-power/hcode/tree/master/import/chips/p9/procedures/ppe_closed/cme CME firmware so506 bytes (75 words) - 00:54, 30 May 2018
- |header1 = POWER8 |label2 = [[Power ISA|Power ISA]]1 KB (212 words) - 14:23, 2 March 2019
- ...pin. This pin, when asserted, tells the ATX power supply to bring the main power up. ** (0x2c,0x03): get power limits: see phosphor-host-ipmid's implementation. (without this hostboot wi4 KB (664 words) - 18:06, 28 August 2019
- ...TX) form factor. Focusing on the desktop use case, it is a single socket [[PowerNV]] system. |POWER9 [[Sforza|Sforza]]4 KB (574 words) - 01:37, 20 October 2021
- ...own initialization tasks, and is the first code that executes on the main POWER cores (all earlier stages execute on auxiliary [[PPE]] cores). It is respon * [https://github.com/open-power/hostboot/ Hostboot source code (upstream)]672 bytes (91 words) - 19:06, 9 February 2023
- ...hub.com/ptitSeb/box86/pull/279 Basic support for little-endian PowerPC and POWER9.] ...Seb/box64/pull/166 Minor changes to allow box64 to build and run on 64-bit PowerPC.]658 bytes (92 words) - 20:10, 26 September 2023
- ...form. Focusing on security and performance, it is a dual socket [[PowerNV|PowerNV]] system that is available in desktop, workstation, and server form facto |POWER9 [[Sforza|Sforza]]6 KB (816 words) - 05:04, 7 January 2023
- '''PowerPC AS''' is a set of Power ISA extensions developed by IBM to support their IBM i operating system. Th The extensions are supported by [[POWER9]] hardware, including the [[Talos II]] and [[Blackbird]] systems.702 bytes (105 words) - 09:55, 23 January 2024
- === SYMPTOM: System will not power on === ...will turn <span style="color:#00ff00">'''green'''</span> if the system is powering on.13 KB (1,845 words) - 13:59, 29 August 2019
- However, Void Linux for Power Architecture packages Gitea for ppc64le, and it works fine.688 bytes (111 words) - 03:10, 21 March 2021
- ** A recent Web browser, such as Ungoogled Chromium for POWER (https://github.com/leo-lb/ungoogled-chromium) is required due to the use o ...E><BR><CODE>reboot</CODE><BR>When the BMC starts back up and the system is powered back on, the inventory will re-populate with correct data.3 KB (571 words) - 01:18, 23 February 2020
- ** A recent Web browser, such as Ungoogled Chromium for POWER (https://github.com/leo-lb/ungoogled-chromium) is required due to the use o ...E><BR><CODE>reboot</CODE><BR>When the BMC starts back up and the system is powered back on, the inventory will re-populate with correct data.3 KB (581 words) - 12:18, 3 May 2022
- |header1 = POWER9 |label2 = [[Power ISA|Power ISA]]7 KB (1,039 words) - 07:41, 8 September 2022
- * the latest GPUs have very low idle power compared to older models. This also means they have lower heat and noise e ...ave better drivers but they cost more money. As the drivers don't work on POWER9 CPUs, is there any other benefit to using those cards or will the regular2 KB (401 words) - 14:16, 16 August 2020
- ...support for Secure Virtual Machines (SVMs). It was first made available on POWER9 Nimbus chips with DD2.3 stepping. Like with Hypervisor State, Ultravisor S ...rg/patch/719952/</ref> It will probably be part of future revisions of the Power ISA.5 KB (729 words) - 21:09, 4 May 2020
- ...t. [http://lca2016.linux.org.au/schedule/30215/view_talk Adventures in OpenPOWER Firmware]. LCA 2016 - [https://www.youtube.com/watch?v=a4XGvssR-ag video on ...|Self-Boot Engine]] (SBE) firmware permanently written via eFuses into the POWER9 silicon's OTPROM7 KB (1,034 words) - 15:20, 3 March 2023
- * Power down your system * FPGA: Fix power off failure on Talos II Lite systems4 KB (542 words) - 21:45, 5 December 2022
- ...tected, they may have been guarded out. This is a mechanism used to allow POWER systems to function when broken components are detected, but if a component993 bytes (163 words) - 10:26, 24 December 2022
- ...e from IBM and primarily handles access to information on and licensing of POWER technology. ...openpowerfoundation.org/ OpenPOWER website], which contains a [https://openpowerfoundation.org/membership/current-members/ list of current members].6 KB (904 words) - 03:48, 7 November 2022
- |name=Programmable PowerPC-lite Engine ...core design based on a subset of the [[PPC405]]. Primarily used to handle power management functions in the form of one [[CME]] instance per [[SMT8]] slice730 bytes (108 words) - 14:19, 29 December 2017
