Difference between revisions of "Power ISA/Vector Operations"

From RCS Wiki
Jump to navigation Jump to search
(128-bit VSX is per-super-slice)
(→‎External Links: add and fix links)
Line 14: Line 14:
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav2/ Unrolling AltiVec, Part 2, Optimize code for SIMD processing]. Published March 16, 2005
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav2/ Unrolling AltiVec, Part 2, Optimize code for SIMD processing]. Published March 16, 2005
 
* Gschwind, Michael. [https://www.researchgate.net/publication/299472451_Workload_acceleration_with_the_IBM_POWER_vector-scalar_architecture Workload acceleration with the IBM POWER vector-scalar architecture]. IBM Journal of Research and Development. Published March, 2016
 
* Gschwind, Michael. [https://www.researchgate.net/publication/299472451_Workload_acceleration_with_the_IBM_POWER_vector-scalar_architecture Workload acceleration with the IBM POWER vector-scalar architecture]. IBM Journal of Research and Development. Published March, 2016
* Clarke, Paul. [https://developer.ibm.com/linuxonpower/2018/01/24/porting-x86-vector-intrinsics-code-linux-power-hurry/ Porting x86 vector intrinsics code to Linux on Power in a hurry]. Published January 24, 2018
+
* Clarke, Paul. [https://www.ibm.com/support/pages/vectorizing-fun-and-performance Vectorizing for fun and performance]. Published January 24, 2018
* OpenPOWER. [https://openpowerfoundation.org/?resource_lib=linux-power-porting-guide-vector-intrinsics/ Linux on Power Porting Guide: Vector Intrinsics]. Published March 13, 2018
+
* OpenPOWER. [https://openpowerfoundation.org/specifications/vectorintrinsicportingguide/ Vector Intrinsics Porting Guide]. Published March 13, 2018
* OpenPOWER. [https://openpowerfoundation.org/?resource_lib=power-vector-intrinsic-programming-reference/ Power Vector Intrinsic Programming Reference]. Published October 12, 2020
 
 
* Talospace.  [https://www.talospace.com/2019/07/easier-power-vectorizing-for-fun-and.html Easier Power ISA vectorizing for fun and profit with GCC x86 intrinsics].  Published July 26, 2019
 
* Talospace.  [https://www.talospace.com/2019/07/easier-power-vectorizing-for-fun-and.html Easier Power ISA vectorizing for fun and profit with GCC x86 intrinsics].  Published July 26, 2019
 +
* OpenPOWER. [https://openpowerfoundation.org/specifications/vectorintrinsicprogrammingreference/ Vector Intrinsics Programming Reference Specification]. Published August 11, 2020
 +
* Ruzhu Chen. [https://developer.ibm.com/learningpaths/port-your-app-to-lop/migrate-app-on-lop/ Linux on IBM Power Systems application porting and tuning guide]. Published September 27, 2020
 +
* OpenPOWER. [https://openpowerfoundation.org/compliance/vectorintrinsicprogrammingreference/ Vector Intrinsic Programming Reference Compliance Specification]. Published March 28, 2021

Revision as of 09:34, 6 May 2023

The Power Architecture ISA includes a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an external standard, called Altivec by Freescale (Motorola spin-off), Vector Multimedia Extension (VMX) by IBM, and Velocity Engine by Apple.

The Vector operations are classified as Vector Facility and Vector Scalar Extension (VSX) in current versions of the Power ISA.

Power ISA v2.07 still refers to some instructions as VMX in its summary of changes since the previous version, but the rest of the document avoids mentioning VMX completely.

Power ISA v3.0 no longer mentions VMX at all.

According to File:POWER9-Features-and-Specifications.pdf page 7, the Vector Scalar Unit (VSU)'s 128-bit hardware is dedicated per super-slice (2 threads). This may indicate that trying to aggressively use 128-bit VSX instructions in two threads that use the same super-slice will be inefficient. It is possible that clever usage of taskset may improve this situation.

External Links