Power ISA/Vector Operations

From RCS Wiki
Revision as of 10:27, 15 June 2023 by MPC7500 (talk | contribs) (add Github pages)
Jump to navigation Jump to search

The Power Architecture ISA includes a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an external standard, called Altivec by Freescale (Motorola spin-off), Vector Multimedia Extension (VMX) by IBM, and Velocity Engine by Apple.

The Vector operations are classified as Vector Facility and Vector Scalar Extension (VSX) in current versions of the Power ISA.

Power ISA v2.07 still refers to some instructions as VMX in its summary of changes since the previous version, but the rest of the document avoids mentioning VMX completely.

Power ISA v3.0 no longer mentions VMX at all.

According to File:POWER9-Features-and-Specifications.pdf page 7, the Vector Scalar Unit (VSU)'s 128-bit hardware is dedicated per super-slice (2 threads). This may indicate that trying to aggressively use 128-bit VSX instructions in two threads that use the same super-slice will be inefficient. It is possible that clever usage of taskset may improve this situation.

External Links

Github pages

C++ image processing and machine learning library with using of SIMD Implementations of SIMD instruction sets for systems which don't natively support them Expressive Vector Engine - SIMD in C++ SIMD macro assembler unified for ARM, MIPS, PPC and x86 Turbo Base64 - Fastest Base64 SIMD:SSE/AVX2/AVX512/Neon/Altivec Intrinsics as template - is a basic library to use vectorization easily in C++ Portable header-only C++ low level SIMD library Power Vector Library SIMD Library for Evaluating Elementary Functions, vectorized libm and DFT SIMD optimized C library