Murano

From RCS Wiki
Revision as of 13:24, 2 March 2019 by HLandau (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
Package Information
Murano
Processor POWER8
Structure DCM
Maximum base clock -
Maximum turbo clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 3
Maximum PCIe lanes -
Maximum PCIe endpoints -
CAPI interfaces -