Murano
From RCS Wiki
Revision as of 01:22, 2 February 2018 by
Torpcoms
(
talk
|
contribs
)
(add category)
(
diff
)
← Older revision
|
Latest revision
(
diff
) |
Newer revision →
(
diff
)
Jump to navigation
Jump to search
Package Information
Murano
Processor
POWER8
Structure
DCM
Maximum base clock
-
Maximum turbo clock
-
Maximum
TDP
-
PCIe controllers (
PEC
)
-
PCIe generation
3
Maximum PCIe lanes
-
Maximum PCIe endpoints
-
CAPI
interfaces
-
Category
:
Modules
Navigation menu
Personal tools
Log in
Request account
Namespaces
Page
Discussion
Variants
Views
Read
View source
View history
More
Search
Navigation
Main page
Recent changes
Random page
Tools
What links here
Related changes
Special pages
Permanent link
Page information
Cite this page
Print/export
Create a book
Download as PDF
Printable version