Difference between revisions of "Power ISA/Vector Operations"

From RCS Wiki
Jump to navigation Jump to search
Line 11: Line 11:
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav1/ Unrolling AltiVec, Part 1, Introducing the PowerPC SIMD unit]. Published March 01, 2005
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav1/ Unrolling AltiVec, Part 1, Introducing the PowerPC SIMD unit]. Published March 01, 2005
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav2/ Unrolling AltiVec, Part 2, Optimize code for SIMD processing]. Published March 16, 2005
 
* Seebach, Peter. [https://www.ibm.com/developerworks/library/pa-unrollav2/ Unrolling AltiVec, Part 2, Optimize code for SIMD processing]. Published March 16, 2005
−
* Clarke, Paul. [https://www.ibm.com/developerworks/community/blogs/fe313521-2e95-46f2-817d-44a4f27eba32/entry/vectorizing_for_fun_and_performance?lang=en/ Vectorizing for fun and performance]. Published August 18, 2014
 
−
* Thomas, Francois. [https://www.ibm.com/developerworks/community/wikis/home?lang=en#!/wiki/W51a7ffcf4dfd_4b40_9d82_446ebc23c550/page/Intel%20SSE%20to%20PowerPC%20AltiVec%20migration/ Intel SSE to PowerPC AltiVec migration]. Published June 01, 2015
 
 
* Gschwind, Michael. [https://www.researchgate.net/publication/299472451_Workload_acceleration_with_the_IBM_POWER_vector-scalar_architecture Workload acceleration with the IBM POWER vector-scalar architecture]. IBM Journal of Research and Development. Published March, 2016
 
* Gschwind, Michael. [https://www.researchgate.net/publication/299472451_Workload_acceleration_with_the_IBM_POWER_vector-scalar_architecture Workload acceleration with the IBM POWER vector-scalar architecture]. IBM Journal of Research and Development. Published March, 2016
 
* Clarke, Paul. [https://developer.ibm.com/linuxonpower/2018/01/24/porting-x86-vector-intrinsics-code-linux-power-hurry/ Porting x86 vector intrinsics code to Linux on Power in a hurry]. Published January 24, 2018
 
* Clarke, Paul. [https://developer.ibm.com/linuxonpower/2018/01/24/porting-x86-vector-intrinsics-code-linux-power-hurry/ Porting x86 vector intrinsics code to Linux on Power in a hurry]. Published January 24, 2018
 
* OpenPOWER. [https://openpowerfoundation.org/?resource_lib=linux-power-porting-guide-vector-intrinsics/ Linux on Power Porting Guide: Vector Intrinsics]. Published March 13, 2018
 
* OpenPOWER. [https://openpowerfoundation.org/?resource_lib=linux-power-porting-guide-vector-intrinsics/ Linux on Power Porting Guide: Vector Intrinsics]. Published March 13, 2018

Revision as of 09:09, 30 January 2020

The Power Architecture ISA includes a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an external standard, called Altivec by Freescale (Motorola spin-off), Vector Multimedia Extension (VMX) by IBM, and Velocity Engine by Apple.

The Vector operations are classified as Vector Facility and Vector Scalar Extension (VSX) in current versions of the Power ISA.

Power ISA v2.07 still refers to some instructions as VMX in its summary of changes since the previous version, but the rest of the document avoids mentioning VMX completely.

Power ISA v3.0 no longer mentions VMX at all.

External Links

Retrieved from "https://wiki.raptorcs.com/w/index.php?title=Power_ISA/Vector_Operations&oldid=2954"