Search results

Create the page "ISA Documentation" on this wiki! See also the search results found.

• Power ISA/Privilege States
  ...ch/719952/</ref> It will probably be part of future revisions of the Power ISA. ...te was introduced in POWER4, although for some time it was not included in documentation, appearing only as a ''reserved'' bit in the Machine State Register.<r
  5 KB (729 words) - 21:09, 4 May 2020
• Power ISA/Vector Operations
  ...includes a specification of vector or SIMD operations. Prior to the Power ISA, i.e. PowerPC, some of these operations were available, but defined in an e ...acility and Vector Scalar Extension (VSX) in current versions of the Power ISA.
  5 KB (608 words) - 06:54, 8 November 2023
• Power ISA/Machine State Register
  ...setting is in subscript directly after the abbreviation MSR. For example, documentation will refer to the Hypervisor State bit as MSR_HV. |colspan="2"|Tags Active (TA)<ref group="note">Undocumented; see [https://www.devever.net/~hl/ppcas The PowerPC AS Tagged Memory Exte
  13 KB (1,676 words) - 03:43, 7 November 2022
• POWER9
  |label2 = [[Power ISA|Power ISA]] ...SMT4]] cores, or singleton [[SMT8|SMT8]] core, comprises a slice (some IBM documentation appears to call slices "chiplets"); each slice in turn contains 512kB
  7 KB (1,039 words) - 07:41, 8 September 2022
• OpenPOWER Firmware
  ...resuming execution after a STOP instruction is executed (which is a Power ISA instruction which halts the processor). ** [https://github.com/open-power/docs More OpenPOWER firmware documentation]
  7 KB (1,034 words) - 15:20, 3 March 2023