Difference between revisions of "Sforza"

From RCS Wiki
Jump to navigation Jump to search
Line 18: Line 18:
 
|label9 = Maximum PCIe endpoints
 
|label9 = Maximum PCIe endpoints
 
|data9 = 6
 
|data9 = 6
 +
|label10 = [[CAPI 2.0|CAPI 2.0]] interfaces
 +
|data10 = 2
 +
|label11 = [[OpenCAPI|OpenCAPI]] interfaces
 +
|data11 = 0
 +
|label12 = [[NVLink|NVLink]] interfaces
 +
|data12 = 0
 
}}
 
}}

Revision as of 10:22, 18 December 2017

Package Information
Sforza
Processor POWER9
Maximum base clock 3.1GHz (4/8 core)
Maximum WOF clock 3.8GHz (4/8 core)
Maximum TDP 190W
PCIe controllers (PEC) 3
PCIe generation 4
Maximum PCIe lanes 48
Maximum PCIe endpoints 6
CAPI 2.0 interfaces 2
OpenCAPI interfaces 0
NVLink interfaces 0