Monza

From RCS Wiki
Revision as of 10:54, 29 December 2017 by Torpcoms (talk | contribs) (add nimbus chip)
Jump to navigation Jump to search
Package Information
Monza
Processor POWER9
Chip Nimbus
Maximum base clock -
Maximum WOF clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 4
Maximum PCIe lanes 34
Maximum PCIe endpoints -
CAPI 2.0 interfaces -
OpenCAPI interfaces -
NVLink interfaces -