Difference between revisions of "LaGrange"

From RCS Wiki
Jump to navigation Jump to search
(move cleanup)
Line 35: Line 35:
  
 
[[Category:Modules]]
 
[[Category:Modules]]
 +
[[Category:POWER9]]

Revision as of 14:22, 2 March 2019

Package Information
LaGrange
Processor POWER9
Chip Nimbus
Maximum base clock -
Maximum WOF clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 4
Maximum PCIe lanes 42
Maximum PCIe endpoints -
CAPI 2.0 interfaces -
OpenCAPI/NVLink lanes 16
OpenCAPI interfaces 2
NVLink interfaces 1

External Links