Difference between revisions of "Sforza"
Jump to navigation
Jump to search
(→RCS modules sold: add Sforza modules sold by RCS) |
|||
Line 41: | Line 41: | ||
|- | |- | ||
| CP9M01 | | CP9M01 | ||
+ | | IBM POWER9 CPU (4-Core) | ||
+ | | 4 | ||
+ | | DD2.2 | ||
+ | |- | ||
+ | | CP9M02 | ||
+ | | IBM POWER9 CPU (8-Core) | ||
+ | | 8 | ||
+ | | DD2.2 | ||
+ | |- | ||
+ | | CP9M06 | ||
+ | | IBM POWER9 CPU (18-Core) | ||
+ | | 18 | ||
+ | | DD2.2 | ||
+ | |- | ||
+ | | CP9M08 | ||
+ | | IBM POWER9 CPU (22-Core) | ||
+ | | 22 | ||
+ | | DD2.2 | ||
+ | |- | ||
+ | | CP9M31 | ||
+ | | IBM POWER9 v2 CPU (4-Core) | ||
+ | | 4 | ||
+ | | DD2.3 | ||
+ | |- | ||
+ | | CP9M32 | ||
+ | | IBM POWER9 v2 CPU (8-Core) | ||
+ | | 8 | ||
+ | | DD2.3 | ||
|} | |} | ||
Revision as of 12:40, 12 March 2020
Sforza | |
---|---|
Processor | POWER9 |
Chip | Nimbus |
Maximum base clock | 3.1GHz (4/8 core) |
Maximum WOF clock | 3.8GHz (4/8 core) |
Maximum TDP | 190W |
PCIe controllers (PEC) | 3 |
PCIe generation | 4 |
Maximum PCIe lanes | 48 |
Maximum PCIe endpoints | 6 |
CAPI 2.0 interfaces | 2 |
OpenCAPI interfaces | 0 |
NVLink interfaces | 0 |
Sforza is the codename for a POWER9, Nimbus chip, CPU module/package designed for general purpose computing, with high I/O available over standard PCIe generation 4 interfaces. The Nimbus chip it houses has 24 cores on the die, each capable of SMT4, and as a Scale Out processor intended for dual socket systems, uses directly attached RAM.
It is used by the Talos™ II systems.
RCS modules sold
SKU | Name | Cores | Stepping |
---|---|---|---|
CP9M01 | IBM POWER9 CPU (4-Core) | 4 | DD2.2 |
CP9M02 | IBM POWER9 CPU (8-Core) | 8 | DD2.2 |
CP9M06 | IBM POWER9 CPU (18-Core) | 18 | DD2.2 |
CP9M08 | IBM POWER9 CPU (22-Core) | 22 | DD2.2 |
CP9M31 | IBM POWER9 v2 CPU (4-Core) | 4 | DD2.3 |
CP9M32 | IBM POWER9 v2 CPU (8-Core) | 8 | DD2.3 |