Difference between revisions of "Sforza"
Jump to navigation
Jump to search
(→External Links: wikichip) |
(→RCS modules sold: adding wattage information from RCS product pages (not WikiChip)) |
||
| Line 42: | Line 42: | ||
! Cores | ! Cores | ||
! Stepping | ! Stepping | ||
| + | ! TDP | ||
|- | |- | ||
| − | |02CY297? | + | | 02CY297? |
| − | |[https://raptorcs.com/content/CP9M01/intro.html CP9M01] | + | | [https://raptorcs.com/content/CP9M01/intro.html CP9M01] |
| IBM POWER9 CPU (4-Core) | | IBM POWER9 CPU (4-Core) | ||
| 4 | | 4 | ||
| DD2.2 | | DD2.2 | ||
| + | | 90 W | ||
|- | |- | ||
| − | |02CY089?? | + | | 02CY089?? |
| − | |[https://raptorcs.com/content/CP9M02/intro.html CP9M02] | + | | [https://raptorcs.com/content/CP9M02/intro.html CP9M02] |
| IBM POWER9 CPU (8-Core) | | IBM POWER9 CPU (8-Core) | ||
| 8 | | 8 | ||
| DD2.2 | | DD2.2 | ||
| + | | 160 W | ||
|- | |- | ||
| − | |02CY489? | + | | 02CY489? |
| − | |[https://raptorcs.com/content/CP9M06/intro.html CP9M06] | + | | [https://raptorcs.com/content/CP9M06/intro.html CP9M06] |
| IBM POWER9 CPU (18-Core) | | IBM POWER9 CPU (18-Core) | ||
| 18 | | 18 | ||
| DD2.2 | | DD2.2 | ||
| + | | 190 W | ||
|- | |- | ||
| − | |02CY296? | + | | 02CY296? |
| − | |[https://raptorcs.com/content/CP9M08/intro.html CP9M08] | + | | [https://raptorcs.com/content/CP9M08/intro.html CP9M08] |
| IBM POWER9 CPU (22-Core) | | IBM POWER9 CPU (22-Core) | ||
| 22 | | 22 | ||
| DD2.2 | | DD2.2 | ||
| + | | 190 W | ||
|- | |- | ||
|02CY771 | |02CY771 | ||
| Line 74: | Line 79: | ||
|- | |- | ||
| | | | ||
| − | |[https://raptorcs.com/content/CP9M31/intro.html CP9M31] | + | | [https://raptorcs.com/content/CP9M31/intro.html CP9M31] |
| IBM POWER9 v2 CPU (4-Core) | | IBM POWER9 v2 CPU (4-Core) | ||
| 4 | | 4 | ||
| DD2.3 | | DD2.3 | ||
| + | | 90 W | ||
|- | |- | ||
| | | | ||
| − | |[https://raptorcs.com/content/CP9M32/intro.html CP9M32] | + | | [https://raptorcs.com/content/CP9M32/intro.html CP9M32] |
| IBM POWER9 v2 CPU (8-Core) | | IBM POWER9 v2 CPU (8-Core) | ||
| 8 | | 8 | ||
| DD2.3 | | DD2.3 | ||
| + | | 160 W | ||
|} | |} | ||
Revision as of 14:49, 5 April 2020
| Sforza | |
|---|---|
| Processor | POWER9 |
| Chip | Nimbus |
| Maximum base clock | 3.1GHz (4/8 core) |
| Maximum WOF clock | 3.8GHz (4/8 core) |
| Maximum TDP | 190W |
| PCIe controllers (PEC) | 3 |
| PCIe generation | 4 |
| Maximum PCIe lanes | 48 |
| Maximum PCIe endpoints | 6 |
| CAPI 2.0 interfaces | 2 |
| OpenCAPI interfaces | 0 |
| NVLink interfaces | 0 |
For more general information about the Nimbus chip this module contains, such as details about particular steppings, please see Nimbus.
Sforza is the codename for a POWER9, Nimbus chip, CPU module/package designed for general purpose computing, with high I/O available over standard PCIe generation 4 interfaces. The Nimbus chip it houses has 24 cores on the die, each capable of SMT4, and as a Scale Out processor intended for dual socket systems, uses directly attached RAM.
It is used by the Talos™ II systems.
RCS modules sold
| Part | SKU | Name | Cores | Stepping | TDP |
|---|---|---|---|---|---|
| 02CY297? | CP9M01 | IBM POWER9 CPU (4-Core) | 4 | DD2.2 | 90 W |
| 02CY089?? | CP9M02 | IBM POWER9 CPU (8-Core) | 8 | DD2.2 | 160 W |
| 02CY489? | CP9M06 | IBM POWER9 CPU (18-Core) | 18 | DD2.2 | 190 W |
| 02CY296? | CP9M08 | IBM POWER9 CPU (22-Core) | 22 | DD2.2 | 190 W |
| 02CY771 | N/A | ? | 12 | ? | |
| CP9M31 | IBM POWER9 v2 CPU (4-Core) | 4 | DD2.3 | 90 W | |
| CP9M32 | IBM POWER9 v2 CPU (8-Core) | 8 | DD2.3 | 160 W |
