Difference between revisions of "Sforza"
Jump to navigation
Jump to search
(Add reference of where to look for additional information for first-time readers) |
(→RCS modules sold: https://twitter.com/SamatJain/status/1246199602144927744) |
||
| Line 37: | Line 37: | ||
{| class="wikitable" | {| class="wikitable" | ||
| + | ! Part | ||
! SKU | ! SKU | ||
! Name | ! Name | ||
| Line 42: | Line 43: | ||
! Stepping | ! Stepping | ||
|- | |- | ||
| + | | | ||
| CP9M01 | | CP9M01 | ||
| IBM POWER9 CPU (4-Core) | | IBM POWER9 CPU (4-Core) | ||
| Line 47: | Line 49: | ||
| DD2.2 | | DD2.2 | ||
|- | |- | ||
| + | | | ||
| CP9M02 | | CP9M02 | ||
| IBM POWER9 CPU (8-Core) | | IBM POWER9 CPU (8-Core) | ||
| Line 52: | Line 55: | ||
| DD2.2 | | DD2.2 | ||
|- | |- | ||
| + | | | ||
| CP9M06 | | CP9M06 | ||
| IBM POWER9 CPU (18-Core) | | IBM POWER9 CPU (18-Core) | ||
| Line 57: | Line 61: | ||
| DD2.2 | | DD2.2 | ||
|- | |- | ||
| + | | | ||
| CP9M08 | | CP9M08 | ||
| IBM POWER9 CPU (22-Core) | | IBM POWER9 CPU (22-Core) | ||
| Line 62: | Line 67: | ||
| DD2.2 | | DD2.2 | ||
|- | |- | ||
| + | |02CY771 | ||
| + | |N/A | ||
| + | |? | ||
| + | |12 | ||
| + | |? | ||
| + | |- | ||
| + | | | ||
| CP9M31 | | CP9M31 | ||
| IBM POWER9 v2 CPU (4-Core) | | IBM POWER9 v2 CPU (4-Core) | ||
| Line 67: | Line 79: | ||
| DD2.3 | | DD2.3 | ||
|- | |- | ||
| + | | | ||
| CP9M32 | | CP9M32 | ||
| IBM POWER9 v2 CPU (8-Core) | | IBM POWER9 v2 CPU (8-Core) | ||
Revision as of 13:47, 5 April 2020
| Sforza | |
|---|---|
| Processor | POWER9 |
| Chip | Nimbus |
| Maximum base clock | 3.1GHz (4/8 core) |
| Maximum WOF clock | 3.8GHz (4/8 core) |
| Maximum TDP | 190W |
| PCIe controllers (PEC) | 3 |
| PCIe generation | 4 |
| Maximum PCIe lanes | 48 |
| Maximum PCIe endpoints | 6 |
| CAPI 2.0 interfaces | 2 |
| OpenCAPI interfaces | 0 |
| NVLink interfaces | 0 |
For more general information about the Nimbus chip this module contains, such as details about particular steppings, please see Nimbus.
Sforza is the codename for a POWER9, Nimbus chip, CPU module/package designed for general purpose computing, with high I/O available over standard PCIe generation 4 interfaces. The Nimbus chip it houses has 24 cores on the die, each capable of SMT4, and as a Scale Out processor intended for dual socket systems, uses directly attached RAM.
It is used by the Talos™ II systems.
RCS modules sold
| Part | SKU | Name | Cores | Stepping |
|---|---|---|---|---|
| CP9M01 | IBM POWER9 CPU (4-Core) | 4 | DD2.2 | |
| CP9M02 | IBM POWER9 CPU (8-Core) | 8 | DD2.2 | |
| CP9M06 | IBM POWER9 CPU (18-Core) | 18 | DD2.2 | |
| CP9M08 | IBM POWER9 CPU (22-Core) | 22 | DD2.2 | |
| 02CY771 | N/A | ? | 12 | ? |
| CP9M31 | IBM POWER9 v2 CPU (4-Core) | 4 | DD2.3 | |
| CP9M32 | IBM POWER9 v2 CPU (8-Core) | 8 | DD2.3 |
