Difference between revisions of "ICE40"
Jump to navigation
Jump to search
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
{{DISPLAYTITLE:iCE40}} | {{DISPLAYTITLE:iCE40}} | ||
− | Small FPGA used for power sequencing on | + | Small FPGA used for power sequencing on RCS [[OpenPOWER]] systems. |
* [http://www.latticesemi.com/view_document?document_id=49312 iCE40LP/HX Datasheet] | * [http://www.latticesemi.com/view_document?document_id=49312 iCE40LP/HX Datasheet] | ||
Line 6: | Line 6: | ||
* [http://www.latticesemi.com/~/media/LatticeSemi/Documents/TechnicalBriefs/iCE201404TechnologyLibrary.pdf?document_id=50524 iCE40 Technology Library] | * [http://www.latticesemi.com/~/media/LatticeSemi/Documents/TechnicalBriefs/iCE201404TechnologyLibrary.pdf?document_id=50524 iCE40 Technology Library] | ||
* [http://www.latticesemi.com/Products/FPGAandCPLD/iCE40.aspx#_21E33C7EC0BD48AA80FE384ED73CC895 Pinouts] | * [http://www.latticesemi.com/Products/FPGAandCPLD/iCE40.aspx#_21E33C7EC0BD48AA80FE384ED73CC895 Pinouts] | ||
+ | * [https://git.raptorcs.com/git/talos-system-fpga/ Verilog bitstream source code for the Talos II] | ||
[[Category:Mainboard Components]] | [[Category:Mainboard Components]] |
Latest revision as of 13:27, 2 March 2019
Small FPGA used for power sequencing on RCS OpenPOWER systems.