Difference between revisions of "Sforza"

From RCS Wiki
Jump to navigation Jump to search
m (→‎Configurations: CP9M36 = 02CY646, verified this in person from order)
(Add two unknown Sforza parts)
Line 249: Line 249:
 
|style="background:#8cf"| 02CY650
 
|style="background:#8cf"| 02CY650
 
| DD2.3
 
| DD2.3
 +
|-
 +
| 01HL977 <ref>https://web.archive.org/web/20220905030656/https://www.ebay.com/itm/373256859921</ref>
 +
| ''unknown''
 +
| ''unknown''
 +
| ''unknown''
 +
| ''unknown''
 +
|-
 +
| 02AA780 <ref>https://web.archive.org/web/20220905030740/https://www.ebay.com/itm/333753330369</ref>
 +
| ''unknown''
 +
| ''unknown''
 +
| ''unknown''
 +
| ''unknown''
 
|}
 
|}
  
Line 262: Line 274:
 
* [https://www-355.ibm.com/systems/power/openpower/tgcmDocumentRepository.xhtml?aliasId=POWER9_Sforza Sforza Module at IBM OpenPOWER portal]
 
* [https://www-355.ibm.com/systems/power/openpower/tgcmDocumentRepository.xhtml?aliasId=POWER9_Sforza Sforza Module at IBM OpenPOWER portal]
 
* [https://en.wikichip.org/wiki/ibm/cores/sforza WikiChip page for Sforza]
 
* [https://en.wikichip.org/wiki/ibm/cores/sforza WikiChip page for Sforza]
 +
 +
== References ==
 +
 +
<references />
  
 
[[Category:Modules]]
 
[[Category:Modules]]
 
[[Category:POWER9]]
 
[[Category:POWER9]]
 
[[Category:Mainboard Components]]
 
[[Category:Mainboard Components]]

Revision as of 22:14, 4 September 2022

Package Information
Sforza
Processor POWER9
Chip Nimbus
Maximum base clock 3.1GHz (4/8 core)
Maximum WOF clock 3.8GHz (4/8 core)
Maximum TDP 190W
PCIe controllers (PEC) 3
PCIe generation 4
Maximum PCIe lanes 48
Maximum PCIe endpoints 6
CAPI 2.0 interfaces 2
OpenCAPI interfaces 0
NVLink interfaces 0

For more general information about the Nimbus chip this module contains, such as details about particular steppings, please see Nimbus.

Sforza is the codename for a POWER9, Nimbus chip, CPU module/package designed for general purpose computing, with high I/O available over standard PCIe generation 4 interfaces. The Nimbus chip it houses has 24 cores on the die, each capable of SMT4, and as a Scale Out processor intended for dual socket systems, uses directly attached RAM.

It is used by the Talos™ II systems.

Configurations

As with many CPUs, Nimbus-Sforza modules can be sold with some number of CPU cores disabled, and with different default clock speeds; at this time, no known Nimbus-Sforza parts are available with all 24 cores enabled.

Parts sold by RCS
Part SKU Name Cores Stepping TDP
02CY297 CP9M01 IBM POWER9 CPU (4-Core) 4 DD2.2 90 W
02CY089 CP9M02 IBM POWER9 CPU (8-Core) 8 DD2.2 160 W
02CY489 CP9M06 IBM POWER9 CPU (18-Core) 18 DD2.2 190 W
02CY296 CP9M08 IBM POWER9 CPU (22-Core) 22 DD2.2 190 W
02CY650 CP9M31 IBM POWER9 v2 CPU (4-Core) 4 DD2.3 90 W
02CY649 CP9M32 IBM POWER9 v2 CPU (8-Core) 8 DD2.3 160 W
02CY646 CP9M36 IBM POWER9 v2 CPU (18-Core) 18 DD2.3 190 W
unknown CP9M38 IBM POWER9 v2 CPU (22-Core) 22 DD2.3 190 W
All known Sforza parts
Part Cores Stepping Nest/Boost/Base (GHz) Max
02CY296 22 DD2.2 1.867/3.80/2.75 190 W
02CY642 DD2.3
02CY227 22 DD2.2 1.867/3.80/2.60 190 W
02CY639 DD2.3
02CY228 20 DD2.2 1.867/3.80/2.70 190 W
02CY637 DD2.3
02CY489 18 DD2.2 1.867/3.80/2.80 190 W
02CY646 DD2.3
02CY230 16 DD2.2 1.867/3.80/2.90 190 W
02CY640 DD2.3
02AA986 16 DD2.1 1.600/3.80/2.90 190 W
02CY977 8 DD2.2 1.867/4.10/3.80 190 W
02WP000 DD2.3
02CY414 22 DD2.2 1.867/3.80/2.25 160 W
02CY644 DD2.3
02CY415 20 DD2.2 1.867/3.80/2.40 160 W
02CY645 DD2.3
02CY231 16 DD2.2 1.867/3.80/2.50 160 W
02CY641 DD2.3
02AA882 16 DD2.1 1.600/3.40/2.20 160 W
02CY089 8 DD2.2 1.867/3.80/3.50 160 W
02CY649 DD2.3
02CY416 18 DD2.2 1.867/3.80/2.25 130 W
02CY647 DD2.3
02CY417 16 DD2.2 1.867/3.80/2.30 130 W
02CY648 DD2.3
02CY771 12 DD2.2 1.867/3.80/2.20 105 W
02CY781 DD2.3
02CY297 4 DD2.2 1.867/3.80/3.20 90 W
02CY650 DD2.3
01HL977 [1] unknown unknown unknown unknown
02AA780 [2] unknown unknown unknown unknown

Partly sourced from Sforza datasheet (see Table 6-10 on page 59 in version 1.8)

See Also

External Links

References