POWER8E

From RCS Wiki
Revision as of 14:20, 3 January 2018 by Torpcoms (talk | contribs) (add redpapers info)
Jump to navigation Jump to search
Processor Information
POWER8E
POWER ISA 2.07
Process node 22nm
Maximum slices 12
Maximum cores 12 SMT8
L2 cache / slice 512kB
L3 cache / slice 8MB
Production availability 2016
Production stepping(s) DD2.1
← POWER8 POWER9 →

POWER8 processors with NVLink. These have a different socket than standard POWER8 chips.

Compared to standard POWER8, the POWER8 with NVLink modifies:[1]

  • 2nd CAPP unit added, X2 removed
  • x8 PHB
  • x8 IOP
  • A-bus removed, NVLink added
  • NVLink support added in extended ES
  • Chip height: 2 C4 rows added

External Links

References

  1. ↑ Caldeira, Alexandre Bicas; Haug, Volker. IBM Power System S822LC for High Performance Computing Introduction and Technical Overview (PDF). IBM Redpaper. ISBN 9780738455617.
Retrieved from "https://wiki.raptorcs.com/w/index.php?title=POWER8E&oldid=409"