From RCS Wiki
Revision as of 13:23, 2 March 2019 by HLandau (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search
Processor Information
Power ISA 2.07
Process node 22nm
Maximum slices 12
Maximum cores 12 SMT8
L2 cache / slice 512kB
L3 cache / slice 8MB
Production availability November 2015
Production stepping(s) DD2.0

POWER8 is available in Dual Chip Modules (DCM) or Single Chip Modules (SCM); Murano is the DCM and Turismo is the SCM.[1]

POWER8 with NVLink

POWER8 was later altered to support NVLink, this wiki refers to those chips as POWER8E.

External Links


  1. IIAS - Overview. IBM Knowledge Center. Quote: "The primary compute building block of the Integrated Analytics System is the Power8 S822L Server. This server is based on the Murano DCM chip set. Each processor in the selected configuration provides 12 cores each operating at 3.02 GHz"