Murano

From RCS Wiki
Revision as of 01:22, 2 February 2018 by Torpcoms (talk | contribs) (add category)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Package Information
Murano
Processor POWER8
Structure DCM
Maximum base clock -
Maximum turbo clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 3
Maximum PCIe lanes -
Maximum PCIe endpoints -
CAPI interfaces -