Monza

From RCS Wiki
Revision as of 00:05, 3 May 2020 by AbstractConcept (talk | contribs) (Add navigation to other modules)
Jump to navigation Jump to search
Package Information
Monza
Processor POWER9
Chip Nimbus
Maximum base clock -
Maximum WOF clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 4
Maximum PCIe lanes 34
Maximum PCIe endpoints -
CAPI 2.0 interfaces -
OpenCAPI/NVLink lanes 48
OpenCAPI interfaces 6
NVLink interfaces 3

See Also

External Links