Difference between revisions of "Monza"

From RCS Wiki
Jump to navigation Jump to search
(move cleanup)
(Add navigation to other modules)
(One intermediate revision by one other user not shown)
Line 29: Line 29:
 
|data14 = 3
 
|data14 = 3
 
}}
 
}}
 +
 +
== See Also ==
 +
 +
* [[Sforza|Sforza]] POWER9 module
 +
* [[LaGrange|LaGrange]] POWER9 module
  
 
== External Links ==
 
== External Links ==
Line 35: Line 40:
  
 
[[Category:Modules]]
 
[[Category:Modules]]
 +
[[Category:POWER9]]

Revision as of 00:05, 3 May 2020

Package Information
Monza
Processor POWER9
Chip Nimbus
Maximum base clock -
Maximum WOF clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 4
Maximum PCIe lanes 34
Maximum PCIe endpoints -
CAPI 2.0 interfaces -
OpenCAPI/NVLink lanes 48
OpenCAPI interfaces 6
NVLink interfaces 3

See Also

External Links