LaGrange

From RCS Wiki
Revision as of 02:20, 2 February 2018 by Torpcoms (talk | contribs) (move cleanup)
Jump to navigation Jump to search
Package Information
LaGrange
Processor POWER9
Chip Nimbus
Maximum base clock -
Maximum WOF clock -
Maximum TDP -
PCIe controllers (PEC) -
PCIe generation 4
Maximum PCIe lanes 42
Maximum PCIe endpoints -
CAPI 2.0 interfaces -
OpenCAPI/NVLink lanes 16
OpenCAPI interfaces 2
NVLink interfaces 1

External Links