



POWER9 LaGrange Single-Chip Module Datasheet

OpenPOWER

Version 1.7
28 March 2019



© Copyright International Business Machines Corporation 2016, 2019

Printed in the United States of America March 2019

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corp., registered in many jurisdictions worldwide. Other product and service names might be trademarks of IBM or other companies. A current list of IBM trademarks is available on the Web at "Copyright and trademark information" at www.ibm.com/legal/copytrade.shtml.

NVLink is a trademark of the NVIDIA Corporation in the United States, other countries, or both.

The OpenPOWER word mark and the OpenPOWER Logo mark, and related marks, are trademarks and service marks licensed by OpenPOWER.

Linux is a trademark of Linus Torvalds in the United States, other countries, or both.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

This document is intended for the development of technology products compatible with Power Architecture®. You may use this document, for any purpose (commercial or personal) and make modifications and distribute; however, modifications to this document may violate Power Architecture and should be carefully considered. Any distribution of this document or its derivative works shall include this Notice page including but not limited to the IBM warranty disclaimer and IBM liability limitation. No other licenses (including patent licenses), expressed or implied, by estoppel or otherwise, to any intellectual property rights are granted by this document.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. IBM makes no representations or warranties, either express or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, or that any practice or implementation of the IBM documentation will not infringe any third party patents, copyrights, trade secrets, or other rights. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems
294 Route 100, Building SOM4
Somers, NY 10589-3216

The IBM home page can be found at ibm.com®.

Version 1.7
28 March 2019



Contents

List of Figures	5
List of Tables	7
Revision Log	9
1. Introduction	13
1.1 Processor Feature Summary	13
1.2 Supported Technologies	14
1.3 Interfaces	14
1.4 Power Management Support	14
1.5 Thermal Specification	15
1.6 Signals	15
1.7 Electrical	15
1.8 Package Support	15
1.9 Processor Version Register	16
1.10 Marking Specification	16
1.11 Related Documents	16
1.12 Conventions	17
1.12.1 Representation of Numbers	17
1.12.2 Bit Significance	17
1.12.3 Typographical Conventions	17
2. Technologies	19
2.1 General Parameters	19
3. Interfaces	21
3.1 Service Interfaces	21
3.2 Supported Processor Interfaces	21
3.2.1 Inter-Node SMP Bus Highlights	22
3.2.2 25G Link Interface	23
3.3 PCI Express Controller	24
3.3.1 Specification Compliance	24
3.3.2 PEC Feature Summary	24
3.3.3 Supported Configuration	25
3.3.4 PCIe Bus	25
3.4 DDR4 Interface	27
3.5 Inter-Node SMP X Bus	28
3.6 25G Link Bus	29
3.7 CAPI	30
4. Power Management	31
4.1 Power Gating and On-Chip, Per-Core Voltage Regulation	31
4.2 Efficient Power Supply Oversubscription Capability	31



4.3 Chip Hardware Power-Management Features	33
4.3.1 Chiplet Voltage Control	33
4.4 System Power Sequencing	34
5. Signals	35
5.1 Pin Naming Convention	36
5.2 Signals by Group	37
5.2.1 Voltage and Ground Signals	37
5.2.2 APSS Signals	38
5.2.3 AVS Signals	38
5.2.4 FSI Signals	39
5.2.5 Clock System Signals	39
5.2.6 I ² C Signals	40
5.2.7 X-Bus Signals	41
5.2.8 PCIe Controller and Clock Signals	43
5.2.9 LPC Bus Signals	45
5.2.10 Memory Signals	45
5.2.11 JTAG Signals	53
5.2.12 Miscellaneous Signals	54
5.2.13 Test Signals	56
5.2.14 Thermal Diode and Monitor Signals	58
5.2.15 Regulator Sense Signals	58
5.2.16 PSI Signals	59
5.2.17 BEOL Sense Signals	59
5.2.18 25G Link Signals	60
6. Electrical Characteristics	61
6.1 Frequency Domains	61
6.2 DC Electrical Characteristics	62
6.3 General System Voltage Requirements	65
6.3.1 Power and Frequencies	65
6.3.2 Miscellaneous Signals	67
6.4 AC Electrical Characteristics	67
6.4.1 Clock AC Specifications	67
6.4.2 Differential Reference Clock Measurements	70
6.4.3 FSI AC Specifications	73
6.4.4 SPI AC Specifications	74
6.4.5 AVS AC Specifications	75
6.4.5.1 Recommended AVSBus Topology	76
7. Mechanical Specifications	77
7.1 Single-Chip Module	77
7.2 Electrostatic Discharge Considerations	77
7.3 Mechanical Drawings	78
7.4 Pinout	78
Glossary	113



List of Figures

Figure 1-1.	POWER9 Pinout Map	13
Figure 4-1.	Oversubscriptions versus Response Time	32
Figure 6-1.	Workloads and Frequencies	66
Figure 6-2.	Differential (HCSL) Reference Clock Waveform (System and PCIe)	68
Figure 6-3.	Single-Ended Measurement Points for Absolute Cross Points and Swing	69
Figure 6-4.	Single-Ended Measurement Points for Delta Cross Point	70
Figure 6-5.	Differential Measurement Points for Duty Cycle and Period	70
Figure 6-6.	Differential Measurement Points for Rise and Fall Times	70
Figure 6-7.	Differential Measurement Points for Ringback	71
Figure 6-8.	Single-Ended Processor Reference Clocks (Voltage and Transition Time Measurement Points)	72
Figure 6-9.	Single-Ended Processor Reference Clocks (Period and Duty-Cycle Measurement Points) ..	72
Figure 6-10.	AVS-Compliant Regulator Options	76





List of Tables

Table 1-1.	POWER9 Processor Version Register	16
Table 2-1.	POWER9 SCM Technology	19
Table 3-1.	Interface Operational Mode Definitions	21
Table 3-2.	Inter-Node SMP X-Bus Highlights	22
Table 3-3.	25G Link Interface Highlights	23
Table 3-4.	Supported I/O Configurations	25
Table 3-5.	Chip P0	25
Table 3-6.	25G Link Peak Bandwidths per Brick	29
Table 3-7.	25G Link GPU Connectivity	29
Table 3-8.	25G Link OpenCAPI Connectivity	30
Table 3-9.	25G Link GPU Connectivity	30
Table 4-1.	System Standby/Auxiliary Power Sequence	34
Table 4-2.	System Main Power Sequence	34
Table 5-1.	Signal I/O Type Notation	35
Table 5-2.	Signal Family Type Notation	35
Table 5-3.	Voltage and Ground Signals	37
Table 5-4.	APSS Signals	38
Table 5-5.	AVS Signals	38
Table 5-6.	FSI Signals	39
Table 5-7.	Clock System Signals	39
Table 5-8.	I ² C Signals	40
Table 5-9.	X-Bus Signals	41
Table 5-10.	PCIe Controller and Clock Bus Signals	43
Table 5-11.	LPC Bus Signals	45
Table 5-12.	Memory Signals	45
Table 5-13.	JTAG Signals	53
Table 5-14.	Miscellaneous Signals	54
Table 5-15.	Test Signals	56
Table 5-16.	Thermal Diode and Monitor Signals	58
Table 5-17.	Regulator Sense Signals	58
Table 5-18.	PSI Signals	59
Table 5-19.	BEOL Sense Signals	59
Table 5-20.	25G Link Signals	60
Table 6-1.	POWER9 Frequency Domains	61
Table 6-2.	POWER9 Processor V _{DD} (Core) Voltage Requirements	62
Table 6-3.	POWER9 Processor V _{CS} (Cache) Voltage Requirements	63
Table 6-4.	POWER9 Processor V _{DN} Voltage Requirements	64
Table 6-5.	POWER9 Processor V _{IO} Voltage Requirements	64



Table 6-6.	POWER9 Processor AV _{DD} /DV _{DD} Voltage Requirements	64
Table 6-7.	POWER9 DDR4 Voltage Requirements	65
Table 6-8.	1.1 V _{SB} : Standby/Auxiliary	65
Table 6-9.	3.3 V _{SB} : Standby/Auxiliary	65
Table 6-10.	Power, Frequencies, and Junction Temperature ¹	66
Table 6-11.	I ² C DC Voltage	67
Table 6-12.	Differential Reference Clock DC and AC Specification	68
Table 6-13.	DC and AC Specifications	71
Table 6-14.	FSI Electrical Specification	73
Table 6-15.	Default FSI Settings	73
Table 6-16.	SPI AC Specification	74
Table 6-17.	Default SPI Settings	74
Table 6-18.	AVS AC Specification	75
Table 6-19.	Default AVS Settings	75
Table 7-1.	SCM Features	77
Table 7-2.	ESD Stress Qualification	78
Table 7-3.	POWER9 LaGrange SCM Pin List	79



Revision Log

Each release of this document supersedes all previously released versions. The revision log lists all significant changes made to the document since its initial release. In the rest of the document, change bars in the margin indicate that the adjacent text was modified from the previous release of this document.

Revision Date	Description
28 March 2019	<p>Version 1.7.</p> <ul style="list-style-type: none">Revised <i>Table 6-2 POWER9 Processor VDD (Core) Voltage Requirements</i> on page 62.Revised <i>Table 6-3 POWER9 Processor VCS (Cache) Voltage Requirements</i> on page 63.Revised <i>Table 6-4 POWER9 Processor VDN Voltage Requirements</i> on page 64.Revised <i>Table 6-5 POWER9 Processor VIO Voltage Requirements</i> on page 64.
16 November 2018	<p>Version 1.6.</p> <ul style="list-style-type: none">Revised <i>Table 1-1 POWER9 Processor Version Register</i> on page 16.Revised <i>Section 1.11 Related Documents</i> on page 16.Revised the frequency range in <i>Table 2-1 POWER9 SCM Technology</i> on page 19.Revised the table notes in <i>Table 5-5 AVS Signals</i> on page 38.Removed the note “Values in this table are pending hardware validation and are subject to change” from the following tables: <i>Table 6-1 POWER9 Frequency Domains</i> on page 53 through <i>Table 6-9 3.3 VSB: Standby/Auxiliary</i> on page 57, <i>Table 6-12 Differential Reference Clock DC and AC Specification</i> on page 61, <i>Table 6-13 DC and AC Specifications</i> on page 64, <i>Table 6-14 FSI Electrical Specification</i> on page 66, <i>Table 6-16 SPI AC Specification</i> on page 67, and <i>Table 6-18 AVS AC Specification</i> on page 68.Revised <i>Table 6-1 POWER9 Frequency Domains</i> on page 61.Revised <i>Table 6-2 POWER9 Processor VDD (Core) Voltage Requirements</i> on page 62.Revised <i>Table 6-3 POWER9 Processor VCS (Cache) Voltage Requirements</i> on page 63.Revised <i>Table 6-10 Power, Frequencies, and Junction Temperature1</i> on page 66.Revised <i>Section 6.4.1 Clock AC Specifications</i> on page 67.Revised <i>Table 6-14 FSI Electrical Specification</i> on page 73.Revised <i>Table 6-15 Default FSI Settings</i> on page 73.Revised <i>Table 6-18 AVS AC Specification</i> on page 75.Revised <i>Table 6-19 Default AVS Settings</i> on page 75.Revised <i>Table 7-2 ESD Stress Qualification</i> on page 71.Revised the <i>Glossary</i> on page 113.
5 June 2018	<p>Version 1.5.</p> <ul style="list-style-type: none">Revised <i>Table 1-1 POWER9 Processor Version Register</i> on page 16.Revised <i>Table 2-1 POWER9 SCM Technology</i> on page 19.Revised <i>Table 6-10 Power, Frequencies, and Junction Temperature1,2</i> on page 70.Revised <i>Table 7-1 SCM Features</i> on page 77.
9 March 2018	<p>Version 1.4.</p> <ul style="list-style-type: none">Revised <i>Table 6-4 POWER9 Processor VDN Voltage Requirements</i> on page 64.Revised <i>Table 6-10 Power, Frequencies, and Junction Temperature1,2</i> on page 70.Revised the <i>Glossary</i> on page 113.
31 January 2018	<p>Version 1.3.</p> <ul style="list-style-type: none">Revised <i>Table 2-1 POWER9 SCM Technology</i> on page 19.Revised <i>Section 4.1 Power Gating and On-Chip, Per-Core Voltage Regulation</i> on page 31.Revised <i>Section 4.2 Efficient Power Supply Oversubscription Capability</i> on page 31.Revised <i>Table 4-2 System Main Power Sequence</i> on page 34.Revised <i>Table 6-2 POWER9 Processor VDD (Core) Voltage Requirements</i> on page 62.Revised <i>Table 6-3 POWER9 Processor VCS (Cache) Voltage Requirements</i> on page 63.Revised <i>Table 6-4 POWER9 Processor VDN Voltage Requirements</i> on page 64.Revised <i>Section 6.3.1 Power and Frequencies</i> on page 65.Revised <i>Table 7-1 SCM Features</i> on page 77.



Revision Date	Description
13 June 2017	<p>Version 1.2.</p> <ul style="list-style-type: none">• Updated a URL hyperlink to the IBM Portal for OpenPOWER throughout the document.• Revised <i>Section 1 Introduction</i> on page 13.• Revised <i>Section 1.1 Processor Feature Summary</i> on page 13.• Revised <i>Section 1.2 Supported Technologies</i> on page 14.• Revised <i>Section 1.3 Interfaces</i> on page 14.• Revised <i>Section 1.4 Power Management Support</i> on page 14.• Revised <i>Table 1-1 POWER9 Processor Version Register</i> on page 16.• Revised <i>Table 2-1 POWER9 SCM Technology</i> on page 19.• Revised <i>Section 3.3.1 Specification Compliance</i> on page 24.• Revised <i>Table 3-5 Chip P0</i> on page 25.• Revised <i>Section 3.4 DDR4 Interface</i> on page 27.• Revised <i>Section 3.5 Inter-Node SMP X Bus</i> on page 28.• Revised <i>Section 4 Power Management</i> on page 31.• Revised <i>Table 4-1 System Standby/Auxiliary Power Sequence</i> on page 34.• Revised <i>Table 4-2 System Main Power Sequence</i> on page 34.• Revised <i>Section 4.4 System Power Sequencing</i> on page 34.• Revised <i>Table 5-4 APSS Signals</i> on page 38.• Revised <i>Table 5-5 AVS Signals</i> on page 38.• Revised <i>Table 5-6 FSI Signals</i> on page 39.• Revised <i>Table 5-14 Miscellaneous Signals</i> on page 54.• Revised <i>Table 6-1 POWER9 Frequency Domains</i> on page 61.• Revised <i>Table 6-10 Frequencies and TDP for DD1 Part Numbers</i>.• Added <i>Table 6-11 Frequencies and TDP for DD2 Part Numbers</i>.• Updated <i>Section 7.2 Electrostatic Discharge Considerations</i> on page 77.• Revised the <i>Glossary</i> on page 113.
25 January 2017	<p>Version 1.11.</p> <ul style="list-style-type: none">• Revised <i>Table 6-10 Frequencies and TDP for DD1 Part Numbers</i> on page 67.



Revision Date	Description
16 January 2017	<p>Version 1.1.</p> <ul style="list-style-type: none">• Changed BlueLink to 25G where appropriate in the document.• Revised <i>Section 1 Introduction</i> on page 13.• Revised <i>Section 1.1 Processor Feature Summary</i> on page 13.• Revised <i>Section 1.6 Signals</i> on page 15.• Revised <i>Section 1.7 Electrical</i> on page 15.• Revised <i>Section 1.8 Package Support</i> on page 15.• Revised <i>Section 1.12.2 Bit Significance</i> on page 17.• Revised <i>Section 3.1 Service Interfaces</i> on page 21.• Revised <i>Table 3-2 Inter-Node SMP X-Bus Highlights</i> on page 22.• Revised <i>Section 3.3.4 PCIe Bus</i> on page 25.• Revised <i>Table 3-5 Chip P0</i> on page 25.• Revised <i>Section 3.5 Inter-Node SMP X Bus</i> on page 28.• Added <i>Table 3-7 25G Link GPU Connectivity</i> on page 29.• Added <i>Table 3-8 25G Link OpenCAPI Connectivity</i> on page 30.• Revised <i>Section 3.7 CAPI</i> on page 30.• Revised <i>Section 5.1 Pin Naming Convention</i> on page 36.• Revised <i>Section 5.2.2 APSS Signals</i> on page 38.• Revised <i>Table 5-3 Voltage and Ground Signals</i> on page 37.• Added a note to <i>Table 5-4 APSS Signals</i> on page 38.• Revised <i>Table 5-5 AVS Signals</i> on page 38.• Revised <i>Table 5-6 FSI Signals</i> on page 39.• Added a note to <i>Table 5-7 Clock System Signals</i> on page 39.• Revised <i>Table 5-8 I2C Signals</i> on page 40.• Revised <i>Section 5.2.7 X-Bus Signals</i> on page 41.• Revised <i>Table 5-9 X-Bus Signals</i> on page 41.• Revised <i>Table 5-10 PCIe Controller and Clock Bus Signals</i> on page 43.• Revised <i>Table 5-11 LPC Bus Signals</i> on page 45.• Revised <i>Table 5-12 Memory Signals</i> on page 45.• Revised <i>Table 5-13 JTAG Signals</i> on page 53• Revised <i>Table 5-14 Miscellaneous Signals</i> on page 54.• Revised <i>Table 5-15 Test Signals</i> on page 56.• Revised a note in <i>Table 5-19 BEOL Sense Signals</i> on page 59.• Revised <i>Table 5-20 25G Link Signals</i> on page 60.• Revised <i>Table 6-2 POWER9 Processor VDD (Core) Voltage Requirements</i> on page 62.• Revised <i>Table 6-3 POWER9 Processor VCS (Cache) Voltage Requirements</i> on page 63.• Revised <i>Table 6-4 POWER9 Processor VDN Voltage Requirements</i> on page 64.• Revised <i>Table 6-5 POWER9 Processor VIO Voltage Requirements</i> on page 64.• Revised <i>Table 6-6 POWER9 Processor AVDD/DVDD Voltage Requirements</i> on page 64.• Revised <i>Table 6-7 POWER9 DDR4 Voltage Requirements</i> on page 65.• Revised <i>Section 6.3.2 Miscellaneous Signals</i> on page 67.• Revised <i>Section 6.4.1 Clock AC Specifications</i> on page 67.• Removed tables previously known as <i>Table 6-8 DIMM V_{TT} Voltage Requirements</i> and <i>Table 6-9 DIMM V_{PP} Voltage Requirements</i>.• Revised <i>Table 6-17 Default SPI Settings</i> on page 74.• Revised <i>Section 6.4.5 AVS AC Specifications</i> on page 75.• Revised note in <i>Table 6-18 AVS AC Specification</i> on page 75.• Removed the Pull-Up column in <i>Table 6-19 Default AVS Settings</i> on page 75.• Revised <i>Section 6.4.5.1 Recommended AVSBus Topology</i> on page 76.• Revised <i>Table 7-1 SCM Features</i> on page 77.• Revised the <i>Glossary</i> on page 113.
26 August 2016	Version 1.0 (initial version).




1. Introduction

This datasheet describes the IBM® POWER9™ processor in the LaGrange single-chip module (SCM). The POWER9 processor is a superscalar symmetric multiprocessor designed for use in servers and large-cluster systems. It uses CMOS 14 nm technology with 17 metal layers.

The POWER9 processor can have up to 24 cores enabled on a single chip. It supports direct-attach memory, a maximum symmetric multiprocessing (SMP) size of two sockets, and is targeted for scale-out workloads. Each POWER9 core supports up to four threads using simultaneous multithreading (SMT). The SMT can be dynamically tuned so that each core has one, two, or four threads.

Figure 1-1 illustrates the POWER9 pinout diagram.

Figure 1-1. POWER9 Pinout Map



1.1 Processor Feature Summary

The POWER9 processor consists of the following main components:

- Twenty-four POWER9 cores with shared L2 and L3 caches and a noncacheable unit (NCU)
- On-chip accelerators.
 - CAPI allows an FPGA or ASIC to connect coherently to the POWER9 processor SMP interconnect via the PCIe bus.
 - On-chip: compression, encryption, data move initiated by the hypervisor, GZIP engine, or nest MMU to enable user access to all accelerators.
 - In-core: user invocation encryption (AES, SHA).
- Two memory controllers that support direct-attached DDR4 memory.
 - Supports eight direct-attach memory buses.
 - Supports $\times 4$ and $\times 8$, 4 - 16 Gb DRAMs and 3D stacked DRAMs.
 - Supports RDIMMs and LRDIMMs.



- Processor SMP interconnect.
 - Supports two inter-node SMP X bus links.
 - Maximum two-socket SMP.
- Two 25G Link bricks with support for OpenCAPI 3.0 and NVIDIA® NVLink™ 2.0 interconnect.
- Three PCIe controllers (PEC) with 42 lanes of PCI Express Gen4 I/O.
 - PEC0: one $\times 16$ lanes.
 - PEC1: one $\times 8$ lanes and one $\times 2$ lane (bifurcation).
 - PEC2: one $\times 16$ lanes, two $\times 8$ lanes (bifurcation), or one $\times 8$ lane and two $\times 4$ lanes (trifurcation).
 - PEC0 and PEC2 support CAPI 2.0.
- Power management.
- Pervasive interface.

1.2 Supported Technologies

The POWER9 processor supports the following technologies:

- Power ISA Book I, II, and III (version 3.0)
- Linux on Power Architecture Platform Reference
- IEEE P754-2008 for binary and decimal floating-point compliant
- Big-endian, little-endian, strong-ordering support extension
- 51-bit real address, 68-bit virtual address

1.3 Interfaces

The primary service interface to the POWER9 processor is the field replaceable unit (FRU) service interface (FSI) that runs at 166 MHz. See *Section 3.1 Service Interfaces* on page 21 for more information.

1.4 Power Management Support

Key features of the POWER9 processor are as follows:

- Hypervisor-directed power change requests using the Pstate mechanism
 - Core/L2/L3 instant on and off
 - Halt state support
 - Controlled by 17 on-chip programmable PPE engines
 - Dynamic lane width reduction (SMP interconnect fabric, PCI)
- Sensors
 - Digital thermal sensor (DTS2) $\pm 5^\circ\text{C}$
 - Off-chip analog thermal diode $\pm 1 - 2^\circ\text{C}$



- Voltage drop monitor
- Dedicated performance, microarchitecture, and event counters
- Accelerators
 - On-chip IBM PowerPC® 405 embedded processor core for thermal management control
 - On-chiplet hardware assist (automated core chiplet management)
 - On-chip power management controls
 - Automated communications to the voltage regulation modules (VRMs)
 - Voltage and frequency sequencers for automated Pstate and idle state support
- Actuators
 - Per quad chiplet frequency control through the DPLL
 - Architected idle states: nap, sleep, and winkle; each with increasing power savings capability (and latency)
 - SPR power management control registers (PMCR, PMICR, and PMSR) for hypervisor support
- Memory and DIMM throttling for memory subsystem power and thermal management

1.5 Thermal Specification

Thermal junction temperature (T_J) is measured by digital thermal sensors located on the chip. There are four sensors per core, which are averaged. The specified T_J is the worst case of these averages or the hottest core average. The maximum T_J is not allowed to exceed 85°C. The average T_J , at which the reliability is calculated, is 70°C. Margin does not need to be applied when measuring against the worst-case specification because the chip is sorted using the same thermal sensors. The digital thermal sensor has an absolute accuracy of ±5% and can be read out in Celsius (°C).

1.6 Signals

Section 5 Signals on page 35 describes the POWER9 LaGrange SCM signals.

1.7 Electrical

Section 6 Electrical Characteristics on page 61 discusses the DC and AC electrical characteristics of the POWER9 LaGrange SCM.

1.8 Package Support

Section 7 Mechanical Specifications on page 77 describes the POWER9 LaGrange SCM features and provides a pin list.



1.9 Processor Version Register

The POWER9 processor has the following Processor Version Register (PVR) values for the respective design revision levels.

Table 1-1. POWER9 Processor Version Register

POWER9 Design Revision Level	POWER9 PVR
DD 2.1	x'004E1201'
DD 2.2	x'004E1202'

1.10 Marking Specification

The POWER9 LaGrange single-chip module (SCM) marking drawing [FC PLGA](#) can be found in the [IBM Portal for OpenPOWER](#). See the *POWER9 Thermal and Mechanical Reference Guide for the LaGrange SCM* document.

1.11 Related Documents

The following documents can be helpful when reading this specification. Contact your IBM representative to obtain any documents that are not available through the [IBM Portal for OpenPOWER](#), an online IBM technical library or the [OpenPOWER Foundation web site](#).

[POWER9 Processor SCM Hardware Errata Notice DD 2.2](#)

For the Development of an Electrostatic Discharge Control Program for – Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices) ([ANSI/ESD S20.20-2007](#))

For the Protection of Electrostatic Discharge Susceptible Items - Packaging Materials for ESD Sensitive Items ([ANSI/ESD S541-2008](#))

[I²C Bus Specification \(Version 2.1\)](#)

[PMBus™ Specification v1.3.1](#)

[PCI Express Base Specification, Revision 4.0](#)



1.12 Conventions

This section explains the number, bit field, instruction, and signal conventions that are used in this document.

1.12.1 Representation of Numbers

Numbers are generally shown in decimal format, unless designated as follows:

- Hexadecimal values are preceded by an “x” and enclosed in single quotation marks.
For example: ‘x’0A00’.
- Binary values in sentences are shown in single quotation marks.
For example: ‘1010’.

Note: A bit value that is immaterial, which is called a “don't care” bit, is represented by an “x.”

1.12.2 Bit Significance

In the POWER9 documentation, big-endian notation is usually used. That is, the smallest bit number represents the most significant bit of a field, and the largest bit number represents the least significant bit of a field.

1.12.3 Typographical Conventions

Convention	Description
Footnote reference. ¹ 1. Descriptive footnote text.	A footnote is an explanatory note or reference inserted at the foot of the page or under a table that explains or expands upon a point within the text or indicates the source of a citation or peripheral information.
<u>Hyperlink</u>	Web-based URLs are displayed in blue text to denote a virtual link to an external document. For example: http://www.ibm.com
<i>Italic</i> typeface	The italic typeface denotes user-specified components when describing command usage and functionality.
Monospaced typeface	The monospaced typeface is used for code examples and for commands in general descriptions.
Note: This is note text.	The note block denotes information that emphasizes a concept or provides critical information.
<u>Underline</u>	An underline indicates that the definition of an acronym is displayed when the user hovers the cursor over the term.





2. Technologies

This section provides a high-level overview of the technologies implemented in the POWER9 processor.

2.1 General Parameters

Table 2-1 lists general parameters for the POWER9 processor.

Table 2-1. POWER9 SCM Technology

Feature	Description
Technology	CMOS 14 nm technology with 17 metal layers
Die Size	695 mm ²
Chip Package (SCM)	See <i>Table 7-1 SCM Features</i> on page 77 for details.
Signal I/O	3899
Frequency Range	2.0 - 3.8 GHz
Power	190 W and 225 W



3. Interfaces

This section describes the interfaces supported on the POWER9 processor.

3.1 Service Interfaces

The POWER9 processor has multiple service interfaces that are used for initialization during boot. The service interfaces are also accessible by using the debug box. The primary entry point to the POWER9 processor service interface is the FRU service interface (FSI), a serial interface that runs at 166 MHz.

The POWER9 SCM provides the following FSIs:

- One FSI slave for connecting to the debug box or multichip SMP.
- One FSI master for communication to a second POWER9 chip in the system. One POWER9 chip is defined as the master and is responsible for initializing the other POWER9 chip over this FSI.

The POWER9 SCM provides the following additional service interfaces:

- Two adaptive voltage scaling (AVS) buses for controlling processor-related voltage regulators.
- One SPI master for on-chip controller (OCC) management.
- One LPC bus for connecting to the BMC.
- Six I²C masters for controlling LEDs, PCIe cards, DDR, and so on. The I²C masters can be manipulated from the OCC or hostboot code.

3.2 Supported Processor Interfaces

This section gives an overview of the physical layer and on-chip initialization provided by the POWER9 processor.

The POWER9 processor supports the following types of drivers and receivers:

- X-bus interface: high-speed differential at 16 Gbps for chip-to-chip interconnect
- DDR4 PHY memory interface
- 25G Link interface

Table 3-1 lists the requirements relative to the operational mode definitions.

Table 3-1. Interface Operational Mode Definitions

Mode Name	Definition
Initialization	The act of aligning and locking the data eye and bit lanes plus additional deltas relative to re-alignment and re-locking.
Functional	Passing workload data and maintaining signal integrity post-initialization.
Power Saving	All related capabilities for minimizing unused and idle lane power consumption.
Test	Capabilities related to hardware manufacturability.
Diagnostic	Bringup lab characterization of interface performance capabilities.



3.2.1 Inter-Node SMP Bus Highlights

Table 3-2 highlights the inter-node SMP X Bus. See the *POWER9 Processor User's Manual* for additional information.

Table 3-2. Inter-Node SMP X-Bus Highlights

Feature	Inter-Node SMP X Bus
Frequency	16 Gbps
Initialization Mode Requirement	16 Gbps, 9.6 Gbps
Spare Lane Detect	Data failover Two signals total per bus/port
Functional Mode Specification	16, 9.6 Gbps
Power-Saving Mode Requirement	Power-saving mode supports light power down with fast wakeup
Test Mode Requirement	16 Gbps, 9.6 Gbps ¹
Driver Features	<ul style="list-style-type: none"> • 16 Gbps with 8:1 serializer. • 9.6 Gbps in 4:1 serializer mode. • Full-rate <u>SST</u> driver. • Selectable 8:1 or 4:1 serializer with pre-cursor <u>FFE</u>. • R_{PRE} up to 1.30. • Selectable AC boost: analog post-cursor FFE. • Set and forget impedance calibrator. • Drive amplitude reduction (margining) up to 50%. For characterization only, not mission mode. • <u>BIST</u> error detector for at-speed loopback testing. • Shared test pin mode. Differential driver output only. • Time domain reflectometer (TDR).
Receiver Features	<ul style="list-style-type: none"> • RX clock macro with <u>PLL</u> <ul style="list-style-type: none"> – Same I/O specifications as the POWER8 processor: 2.0 - 2.4 GHz bus clock range – Programmable feedback divider for POWER8 memory buffer backward compatibility • RX data macro <ul style="list-style-type: none"> – Each data bit with a single data path (single bank) using shadow-lane protocol for calibration – Long-tail equalizer (LTE) for improved eye margins on lossiest channels – Continuous time linear equalizer (CTLE) with 12 dB of peaking range, 6 dB of gain range – CTLE applies common mode (differential zero) for <u>DAC</u> calibrations – 12-tap <u>DFE</u> with current integrating summer. Modes: no-DFE, DFE1, DFE12) – 16 Gbps with 1:8 deserialization mode – 9.6 Gbps with 1:4 deserialization mode – Cross-coupled <u>PRBS</u> streams for RX BIST testing
1. Subject to PLL range limitations and a test frequency of 200 MHz.	



3.2.2 25G Link Interface

Table 3-3 highlights the 25G Link interface, which supports the following drivers and receivers: OpenCAPI 3.0 and NVLink 2.0 interconnect. See the *POWER9 Processor User's Manual* for additional information.

Table 3-3. 25G Link Interface Highlights

Feature	25G Link Bus
Frequency	25.78125 Gbps, 19.2 Gbps
Initialization Mode Requirement	25.78125 Gbps, 19.2 Gbps
Spare Lane Detect	–
Functional Mode Specification	25.78125 Gbps, 19.2 Gbps
Power-Saving Mode Requirement	No power-saving mode support
Test Mode Requirement	25.78125 Gbps, 19.2 Gbps
Driver Features	<ul style="list-style-type: none">• 16:1 serializer.• Half-rate SST with precursor FFE, amplitude margin function, and impedance calibration.• Selectable AC boost: precursor FFE.• Set and forget impedance calibrator.• Drive amplitude reduction (margining) up to 50%. For characterization only, not mission mode.• Full <u>TX</u> power-down mode when port is not required.• Individual TX lane power-down mode when lanes are not required.• BIST error detector for at-speed loopback testing.• Shared test pin mode. Differential driver output only.• Time domain reflectometer.
Receiver Features	<ul style="list-style-type: none">• <u>CTLE</u> peaking.• Gain calibration.• 1-tap speculative DFE.• Local offset calibration compatible with floating body devices.• Common mode calibration.• Recovered clock.• <u>SCOM</u> support.• <u>JTAG</u> wire test support.• Eye metrics available on spare lanes with full vertical and horizontal eye scan capability.• Full <u>RX</u> power-down mode when group is not required.• Individual RX lane power-down mode when lanes are not required.• <u>CDR</u> must run continuously.• Other parameters are calibrated every 50 ms.

3.3 PCI Express Controller

The PCI Express controller (PEC) bridges between the internal processor bus and the high-speed serial (HSS) links that drive the PCI Express I/O. The PEC acts as a processor bus master on behalf of the PCI Express port, converting inbound memory read and write packets into processor bus DMA traffic. The PEC also acts as a processor bus slave, transferring processor load and store commands to the PCI Express devices attached to the port.

3.3.1 Specification Compliance

The PEC is compliant with the following IBM and industry standards:

- *Linux on Power Architecture Platform Reference*
- *I/O Design Architecture v2 (IODA2) Specification, Version 2.4+*
- *PCI Express Base Specification Revision 4.0*

3.3.2 PEC Feature Summary

- PCI Express Gen4 root complex (RC)
 - Backwards compatible with generation 1, generation 2, and generation 3
 - 2.5, 5, 8, and 16 GTps signalling rate
- Forty-two PCIe I/O lanes configurable to six independent root complexes
- Each root complex has 256 partitionable endpoints (PE) for LPAR support
- TCE-based address translation for DMA requests
 - 51-bit address support
 - Translation validation table based on PCI routing ID
- 2048 MSI interrupts per RC
- Eight LSI interrupts per RC
- IBM enhanced error handling (EEH) support
- Processor bus cache-inhibited space segmented by PEC
 - PCI 32-bit memory space segmented into 256 domains by the memory domain table
 - PCI 64-bit memory space segmented by 16 M64 BARs with 16 segments each
- Support for ECRC
- Support for lane wrapping
- Support for PCIe atomic operations and TLP hints

3.3.3 Supported Configuration

The 42 lanes of HSS I/O can be configured to support six independent PCIe buses. *Table 3-4* describes the maximum lane allocation. In addition to supporting PCI operations, the HSS I/O can be allocated for use by the processor bus SMP interface.

Table 3-4. Supported I/O Configurations

PECx	PHB0	PHB1	PHB2	PHB3	PHB4	PHB5
PEC0	×16					
PEC1		×8	×2			
PEC2				×16		
				×8	×8	
				×8	×4	×4

3.3.4 PCIe Bus

The POWER9 LaGrange SCM has a total of 42 PCIe Gen4 lanes. There are three PCIe controllers per processor. The number of PHBs per PEC is variable.

- PEC0 has a single PHB that is non-bifurcatable, ×16 lanes, and CAPI capable.
- PEC 1 has two PHBs: one PHB that is ×8 lanes and one PHB that is ×2 lanes. PEC1 does not support being used as a single ×16 interface nor does it support CAPI.
- PEC2 contains up to three PHBs. PEC2 can be run as a single ×16 interface, two ×8 lanes, or a single ×8 lane plus two ×4 lanes. PEC2 is CAPI enabled only as a ×16 interface or the first ×8 lane.

Note: The lanes can be reversed for easier routing if required. The polarity can also be reversed on a lane-by-lane basis.

Table 3-5. Chip P0 (Sheet 1 of 2)

Chip	Interface	Mode	Pins		Notes
P0	E0	×16	Data Lanes	Receive: PE_E0_PIN_P_P0_DAT_[00:15]_P/N Transmit: PE_E0_P0_P_PIN_DAT_[00:15]_P/N	
			Clocks	PV_E0_P0_P_PIN_SLOT_CLK_P/N	1, 2
			Reset	PV_E0_P0_P_PIN_PERST_B	3, 4
			Present	PV_E0A_PIN_P_P0_PRSNT_B	4, 5
				PV_E0B_PIN_P_P0_PRSNT_B	5

1. This bus is ×16 mode only (non-bifurcatable). Thus, there is only one slot clock.
2. A 49.9 Ω pull-down to GND is required on each of the nets of a clock pair whether the bus is used or unused.
3. If this bus is used, include a 3.3 KΩ pull-down resistor to GND. If the bus is not used, this pin should be tied-off with a 3.3 KΩ pull-up resistor to 3.3 V_{AUX}.
4. PERST and PRSNT are 3.3 V tolerant. Pull-ups should be to the same rail as used to power the VSB_V3P3.
5. For PRSNT signals, if the bus goes to a PCIe slot, use a 3.3 KΩ pull-up to 3.3 V_{AUX}. If the bus is wired to a device that is always present, use a 49.9 Ω pull-down resistor to GND. Unused PRSNT signals (such as, PV_E0B_PIN_P_P0_PRSNT_B) are tied-off with a 3.3 KΩ pull-up to 3.3 V_{AUX}.
6. This bus can be bifurcated into the following modes: ×16, ×8 + ×8, or ×8 + ×4 + ×4.



Table 3-5. Chip P0 (Sheet 2 of 2)

Chip	Interface	Mode	Pins		Notes
P0	E1	x8	Data Lanes	Receive: PE_E1_PIN_P_P0_DAT_[00:07]_P/N Transmit: PE_E1_P0_P_PIN_DAT_[00:07]_P/N	
			Clocks	PV_E1A_P0_P_PIN_SLOT_CLK_P/N	
			Reset	PV_E1A_P0_P_PIN_PERST_B	3, 4
			Present	PV_E1A_PIN_P_P0_PRSNT_B	4, 5
P0	E1	x2	Data Lanes	Receive: PE_E1_PIN_P_P0_DAT_[08:09] Transmit: PE_E1_P0_P_PIN_DAT_[08:09]	
			Clocks	PV_E1B_P0_P_PIN_SLOT_CLK_P/N	
			Reset	PV_E1B_P0_P_PIN_PERST_B	3, 4
			Present	PV_E1B_PIN_P_P0_PRSNT_B	4, 5
P0	E2	x16	Data Lanes	Receive: PE_E2_PIN_P_P0_DAT_[00:15]_P/N Transmit: PE_E2_P0_P_PIN_DAT_[00:15]_P/N	6
			Clocks	PV_E2A_P0_P_PIN_SLOT_CLK_P/N PV_E2B_P0_P_PIN_SLOT_CLK_P/N PV_E2C_P0_P_PIN_SLOT_CLK_P/N	2
			Reset	PV_E2A_P0_P_PIN_PERST_B PV_E2B_P0_P_PIN_PERST_B PV_E2C_P0_P_PIN_PERST_B	3, 4
			Present	PV_E2A_PIN_P_P0_PRSNT_B PV_E2B_PIN_P_P0_PRSNT_B PV_E2C_PIN_P_P0_PRSNT_B	4, 5
<ol style="list-style-type: none"> 1. This bus is x16 mode only (non-bifurcatable). Thus, there is only one slot clock. 2. A $49.9\ \Omega$ pull-down to GND is required on each of the nets of a clock pair whether the bus is used or unused. 3. If this bus is used, include a $3.3\ K\Omega$ pull-down resistor to GND. If the bus is not used, this pin should be tied-off with a $3.3\ K\Omega$ pull-up resistor to $3.3\ V_{AUX}$. 4. PERST and PRSNT are $3.3\ V$ tolerant. Pull-ups should be to the same rail as used to power the VSB_V3P3. 5. For PRSNT signals, if the bus goes to a PCIe slot, use a $3.3\ K\Omega$ pull-up to $3.3\ V_{AUX}$. If the bus is wired to a device that is always present, use a $49.9\ \Omega$ pull-down resistor to GND. Unused PRSNT signals (such as, PV_E0B_PIN_P_P0_PRSNT_B) are tied-off with a $3.3\ K\Omega$ pull-up to $3.3\ V_{AUX}$. 6. This bus can be bifurcated into the following modes: x16, x8 + x8, or x8 + x4 + x4. 					



3.4 DDR4 Interface

The POWER9 processor incorporates DDR PHY memory interface physical units capable of supporting several memory topologies. It is optimized for DDR4 memories, as defined by the [JEDEC](#), and incorporates all of the required features and many optional ones.

At a high level, the DDR unit is responsible for:

- Transporting and mapping command, control, address, and data signals presented from the embedded memory controller.
- Providing all necessary configuration registers, state machines, control logic, and status monitoring to execute all required DDR calibration functions (that is, read calibration, fine and coarse write leveling, ZQ calibration, and so on).
- Providing elastic interface style [FIFOs](#) (PHYs) for purposes of sampling, de-skewing, bit aligning incoming data, buffering, and launching outgoing data. These FIFOs also assist in crossing clock domains.

Each DDR unit is self-contained and consists of four independent ports that connect to [DIMM](#) slots. This unit is replicated twice on the POWER9 processor to provide a maximum of eight ports.

The DDR PHY supports the following memory devices on each port.

- DDR4 [RDIMMs](#) and DDR4 [LRDIMMs](#), including 3D stacks up to eight high
- DRAM data widths of $\times 4$ and $\times 8$
- DRAM densities of 4 Gb, 8 Gb, 12 Gb, and 16 Gb
- One or two DIMMs per port
- DRAM speeds of 1866, 2133, 2400, and 2666 Mbps

To accommodate DRAM timing variability, and POWER9 process, voltage, and temperature corners, the DDR PHY implements the following calibration sequences:

- Write leveling
- DQS alignment
- Read clock alignment
- Read centering
- Write centering
- Coarse write alignment
- Coarse read alignment
- TX output impedance calibration

To accommodate voltage and temperature drifts, DQS alignment, read clock alignment, and read centering can be run periodically after the initial calibrations.

The DDR PHY on the POWER9 processor supports two ranks per DIMM, and enables rank-switching in three memory clock cycles or fewer, depending on the speed of operation and device type. The maximum DDR PHY read latency is five memory cycles.

To support DDR4 JEDEC specifications above speeds of 2400 Mbps, the following features are supported:

- Programmable preamble
- CRC support
- RX V_{REF} training



Other features include:

- Per buffer addressability mode (PBA)
- Per DRAM addressability mode (PDA)
- DDR4 maximum power-saving mode
- Per-bit tuning on all address, command, control, clock, data, and strobe signals
- Programmable output impedance and slew rates
- Rank grouping feature
- Extensive RAS support
- Power-down modes
- Custom calibration modes to support custom calibration patterns

3.5 Inter-Node SMP X Bus

The POWER9 processor brings out two X bus links (X1:X2) on the LaGrange SCM. The X-bus links connect up to two POWER9 processor chips in a system. One X link carries both coherency traffic and data and is interchangeable as inter-group processor links. The second X link can be configured as an aggregate data-only link.

The differential X Bus contains two clock groups. Each clock group consists of one clock, 16 data lanes, and one spare data lane. Both clock groups must be connected to the same processor. The X Bus runs at 16 Gbps. Peak bandwidth is 60 Gbps per link with a peak data bandwidth of 48 Gbps due to CRC.

Note: CLK Group A within each bus must always connect to CLK Group A on another processor. Never connect CLK Group A to CLK Group B.



3.6 25G Link Bus

The POWER9 LaGrange SCM brings out two 25G Link interconnect bricks that provide a high-bandwidth cache-coherent interface between a POWER9 processor and a GPU cluster. Each 25G Link brick is composed of eight lanes and supports the peak bandwidth shown in *Table 3-6*.

Table 3-6. 25G Link Peak Bandwidths per Brick

Workload	25G Link Bandwidth (GBps)	Effective Bandwidth (GBps) with Command Overhead	Chip Total Effective Bandwidth
Read	25	23.5	47
Write	25	21.1	42.2

Table 3-7. 25G Link GPU Connectivity

25G Link Brick	RX Nets	TX Nets
Brick 1	NV_NV0_PIN_P_P0_DAT_[00:03]_P/N	NV_NV0_P0_PIN_P_DAT_[00:03]_P/N
	NV_NV0_PIN_P_P0_DAT_[07:10]_P/N	NV_NV0_P0_PIN_P_DAT_[07:10]_P/N
Brick 2	NV_NV0_PIN_P_P0_DAT_[13:16]_P/N	NV_NV0_P0_PIN_P_DAT_[13:16]_P/N
	NV_NV0_PIN_P_P0_DAT_[20:23]_P/N	NV_NV0_P0_PIN_P_DAT_[20:23]_P/N

1. NV_NV0_PIN_P_P0_DAT_[04:06]_P/N and NV_NV0_P0_PIN_P_DAT_[04:06]_P/N are unused for this application and should be left N/C.



3.7 CAPI

The coherent accelerator processor interface (CAPI) allows an FPGA or ASIC accelerator to connect coherently to the POWER9 SMP interconnect via the PCIe or the 25G Link interface.

The POWER9 LaGrange SCM provides a high-throughput CAPI-attach option over the 25G Link interface with two links available, each supporting a 25.78 Gbps transfer rate.

Table 3-8. 25G Link OpenCAPI Connectivity

25G Link Brick	RX Nets	TX Nets
Brick 1	NV_NV0_PIN_P_P0_DAT_[00:03]_P/N	NV_NV0_P0_PIN_P_DAT_[00:03]_P/N
	NV_NV0_PIN_P_P0_DAT_[07:10]_P/N	NV_NV0_P0_PIN_P_DAT_[07:10]_P/N
Brick 2	NV_NV0_PIN_P_P0_DAT_[13:16]_P/N	NV_NV0_P0_PIN_P_DAT_[13:16]_P/N
	NV_NV0_PIN_P_P0_DAT_[20:23]_P/N	NV_NV0_P0_PIN_P_DAT_[20:23]_P/N

1. NV_NV0_PIN_P_P0_DAT_[04:06]_P/N and NV_NV0_P0_PIN_P_DAT_[04:06]_P/N are unused for this application and should be left N/C.

Table 3-9. 25G Link GPU Connectivity

25G Link Brick	RX Nets	TX Nets
Brick 1	NV_NV0_PIN_P_P0_DAT_[00:03]_P/N	NV_NV0_P0_PIN_P_DAT_[00:03]_P/N
	NV_NV0_PIN_P_P0_DAT_[07:10]_P/N	NV_NV0_P0_PIN_P_DAT_[07:10]_P/N
Brick 2	NV_NV0_PIN_P_P0_DAT_[13:16]_P/N	NV_NV0_P0_PIN_P_DAT_[13:16]_P/N
	NV_NV0_PIN_P_P0_DAT_[20:23]_P/N	NV_NV0_P0_PIN_P_DAT_[20:23]_P/N

1. NV_NV0_PIN_P_P0_DAT_[04:06]_P/N and NV_NV0_P0_PIN_P_DAT_[04:06]_P/N are unused for this application and should be left N/C.



4. Power Management

The POWER9 processor chip uses several traditional power-saving techniques to reduce peak power and thermal design-point (TDP) power. For example, latches and arrays are clock gated¹ when they are not required. Also, individual cores or full-core chiplets are dynamically power gated² when the cores are not in use.

The POWER9 processor uses adaptive power management techniques to reduce average power. These techniques, collectively known as IBM EnergyScale™, proactively take advantage of variations in workload, environmental condition, and overall system utilization. Coupled with a policy direction from the customer and feedback from the hypervisor or operating system that is running on the machine, this is used to determine modes of operation and the best power and performance trade-off to implement during runtime to meet customer goals and achieve the best possible performance.

4.1 Power Gating and On-Chip, Per-Core Voltage Regulation

Offering competitive chip and system designs requires the capability to dynamically adjust power consumption and performance levels to meet the needs of changing workloads. The POWER9 processor offers industry-leading features to achieve this goal.

During idle periods, each chiplet can individually power gate or “turn off” the supply to either the core or to both the core and the associated L3 cache region to reduce chiplet idle power. The gating header in the POWER9 processor is driven to an elevated voltage when off by using an on-chip charge pump. This technique increases the leakage power reduction, bringing the total DC power reduction achieved by power gating to 50 - 100x. As a result, the power-gated power consumption is less than 1% of the chiplet idle power.

Power gating can also be used to virtually eliminate the parasitic leakage power of deconfigured cores in a partial-good product offering by leaving the headers for unconfigured cores in an always gated state.

The idle power saved by power gating can be used to boost the frequency of the remaining operational cores. Using this technique, the base frequency of operating four cores can exceed the 12-core operating frequency by almost 30%.

4.2 Efficient Power Supply Oversubscription Capability

System bulk power supplies redundantly deliver worst-case power, which is significantly more power than is typically consumed. Typical workloads, parts, and environments use much less power than the worst case. Also, power delivery failure is very uncommon.


This excess power capacity can be converted into performance by using oversubscription. By oversubscribing the power supply, the processor is allowed to run at voltages and frequencies that exceed the power limit of the system under a worst-case workload and with failure of one of the redundant supplies.

Robust system operation must be maintained in spite of oversubscription. To do this, the processor must be able to throttle back power quickly enough to avoid an overcurrent condition in the remaining bulk power supply in case of a failure in the redundant supply or a sudden power spike.

-
1. Clock gating involves deactivating clocks for portions of a circuit that are not in use.
 2. Power gating involves turning off the current to portions of a circuit that are not in use.

POWER9 systems increase oversubscription capabilities to 1.5x resulting in performance gains. The fundamental limit to power supply oversubscription is the circuit breakers in the utility or [UPS](#) when the redundant power fails. The system must be able to throttle back to consuming power less than the non-oversubscribed limit before the EXP(Current) \times Time limit of the breaker is violated. *Figure 4-1* shows a representative curve of allowed oversubscription versus response time.

Figure 4-1. Oversubscriptions versus Response Time



To improve response time, a dedicated C4 pin directly signals a power-supply error to the on-chip controller (OCC).

The OCC engine can then use its internal power-actuation capabilities to rapidly reduce power. The POWER9 processor offers the following forms of power reduction:

- The OCC can force a halt in the fetch or issue of instructions to significantly reduce AC power within approximately 10 cycles.
- The OCC can use the [DPLL](#) to reduce frequency at a rate of approximately 25 MHz/ μ s. The AC power reduces linearly with the frequency reduction.

Using these capabilities, the POWER9 processor can reduce its power consumption in less than 5 ms after receiving the system signal indicating a power-supply failure.

The other key to enabling significant oversubscription is rapid detection of a power supply failure.



4.3 Chip Hardware Power-Management Features

4.3.1 Chiplet Voltage Control

The POWER9 processor supports several voltage regulator module (VRM) control mechanisms for multiple system configurations. The core chiplets are on a separate voltage plane than the other Nest components of the chip. The chip-level power-management control (PMC) macro and the OCC are, in combination, programmable to support these configurations.

Core chiplets all share the same voltage plane and must run with the “highest common denominator,” which means that the core demanding the highest voltage sets the value of the voltage rail. The OCC is responsible for establishing the best frequency and therefore, the voltage bounds based on the workload running, the power/performance efficiency policy selected by the customer, and the system budgets established by the thermal management component.



4.4 System Power Sequencing

The rails in *Table 4-1* must be enabled before main system power is turned on.

Table 4-1. System Standby/Auxiliary Power Sequence

Voltage Domain	Delta Time (ms)	Comments
VSB_1P10	0.1 - 20	
VSB0_3P30, VSB1_3P30	0.1 - 20	Connect VSB0_3P30 and VSB1_3P30 to the same voltage rail.

The power sequencing design must check the PGOOD status before continuing to the next step. The sequencer must allow for some amount of minimum time after PGOOD issues before continuing, as specified in *Table 4-2*.

Table 4-2. System Main Power Sequence

Voltage Domain	Delta Time (ms)	Comments
Typically, system rails associated with service processors, I/O, and storage are enabled before the processor/memory power is enabled. This guide does not cover these specifics.		
V _{PP}	0.1 - 20	Must always be greater than V _{DDR} .
V _{DN}	0.1 - 20	
AV _{DD}	0.1 - 20	This voltage can be combined for multiple POWER9 processors.
V _{IO}	0.1 - 20	
POWER9 V _{DD}	0.1 - 20	
POWER9 V _{CS}	0.1 - 20	
Additional processors can be added here in the same sequence or paralleled, so that all V _{DD} come on at the same time followed by all V _{CS} .		
V _{DDR} and V _{TT}	0.1 - 20	Must be less than 200 ms after V _{PP} . V _{TERM} tracks this domain/2 and comes on at the same time.
Notes:		
1. Additional V _{PP} /V _{DDR} domains can be added in the same sequence or can be paralleled, so that they all come on together. 2. Deassert the signal to the PV_PRV_PIN_P_P0_STBY_RESET_B pin after PGOOD (SYS_PWROK) is released. It is recommended that the BMC also control the signal on this pin.		

The recommendation for the power-down sequence is the reverse of the power-up sequence. V_{DN} must be brought down after AV_{DD}, V_{IO}, V_{DD}, and V_{CS}.

5. Signals

This section describes the POWER9 signal groups, which are arranged in functional groups according to their interface. *Table 5-1* lists the signal I/O type notation.

Table 5-1. Signal I/O Type Notation

Direction	Signal Type
Rec	Receiver (input).
RecDiff	Receiver differential pair signal polarity (P or N).
Drv	Driver (output).
DrvDiff	Driver differential pair signal polarity (P or N).
AnlgIn	Analog input.
AnlgOut	Analog output.
BiDi	Bi-directional input/output signal.

Table 5-2 lists the buffer types.

Table 5-2. Signal Family Type Notation

Signal	Description
Analog	Analog.
<u>CMOS</u>	CMOS buffers.
EDI	Elastic differential I/O.
OD	Open drain.
PCIe	PCI Express interface signals. These signals are compatible with PCI Express 3.0.

5.1 Pin Naming Convention

The general pin-naming pattern is:

prefix_source_connection type_sink_clock group_Sig Type_bit Number_diffBit_B

Prefix - the type of bus or signal type being connected. The following abbreviations are used:

DM	DDR4 memory
NX	X Bus
PE	PCIe
PV	Pervasive
TS	Test

Source and Sink - the specific component and bus being connected. The following abbreviations are used:

E0	PCIe 0 bus
E1	PCIe 1 bus
E2	PCIe 2 bus
X1	X1 bus

Connection Type

P	Point-to-point
B	Bidirectional
M	Multipoint

Clock Group

CKA	Clock group A
CKB	Clock group B

Signal Type (sigType)

CLK	Clock signal
DAT	Data signal

Bit Number - bit strand number, if required; uses padding zeros.

Differential Bit (diffBit) - differential pair signal polarity (P or N), if required.

_B - denotes a negative active signal.



5.2 Signals by Group

5.2.1 Voltage and Ground Signals

Table 5-3 lists the voltage and ground signals.

Table 5-3. Voltage and Ground Signals

Signal	Description	Pin Count
AVDD_1P50	Analog V _{DD} PLL Power	2
DVDD_1P50	Digital V _{DD} PLL Power	2
VCS_0P96	V _{CS}	31
VDD_0P80	V _{DD}	164
VDDR03_1P20, VDDR47_1P20	V _{DDR}	122
VDN_0P70	V _{DN}	83
VIO_1P00	V _{IO}	31
VSB_1P10	V _{SB}	2
VSB0_3P30, VSB1_3P30	V _{SB}	4
GND	Ground	1497



5.2.2 APSS Signals

The APSS connections are only used with the first (master) processor of a system to connect to an APSS module. Use of this module is not required.

Signals on the second processor (or if no APSS is present in the system) are left as no connect (N/C); except for the MISO signal, which must be pulled down to GND through a $49.9\ \Omega$ resistor if it is unused. *Table 5-4* describes the APSS signals.

Table 5-4. APSS Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_APSS_P0_P_PIN_CS0	OCC SPI Chip Select	APSS	VSB0_3P30	CMOS	Drv	1	1
PV_APSS_P0_P_PIN_CS1	OCC SPI Chip Select	APSS	VSB0_3P30	CMOS	Drv	1	
PV_APSS_P0_P_PIN_MOSI	OCC SPI Master Out Slave In	APSS	VSB0_3P30	CMOS	Drv	1	1
PV_APSS_P0_P_PIN_SCLK	OCC SPI Clock	APSS	VSB0_3P30	CMOS	Drv	1	1
PV_APSS_PIN_P_P0_MISO	OCC SPI Master In Slave Out	APSS	VSB0_3P30	CMOS	Rec	1	2

1. Use a $0\ \Omega$ series resistor on the processor side of the net and connect a nopopped $47\ pF$ capacitor to GND at the processor.
 2. Use a $0\ \Omega$ series resistor on the processor side of the net, a $22\ \Omega$ series resistor at the APSS, and connect a nopopped $47\ pF$ capacitor to GND at the processor. If the APSS SPI bus is unused, tie off MISO to GND using a $49.9\ \Omega$ resistor; other nets can be N/C.

5.2.3 AVS Signals

Table 5-5 describes the adaptive voltage scaling (AVS) signals. See the *PMBus Specification 1.3* for additional information.

Table 5-5. AVS Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_AVSO_P0_P_PIN_CLK	AVS 0 Clock	AVS	VIO	CMOS	Drv	1	1, 2
PV_AVSO_P0_P_PIN_MDATA	AVS 0 Master Data	AVS	VIO	CMOS	Drv	1	1, 2
PV_AVSO_PIN_P_P0_SDATA	AVS 0 Slave Data	AVS	VIO	CMOS	Rec	1	1, 2
PV_AVSI_P0_P_PIN_CLK	AVS 1 Clock	AVS	VIO	CMOS	Drv	1	1, 2
PV_AVSI_P0_P_PIN_MDATA	AVS 1 Master Data	AVS	VIO	CMOS	Drv	1	1, 2
PV_AVSI_PIN_P_P0_SDATA	AVS 1 Slave Data	AVS	VIO	CMOS	Rec	1	1, 2

1. Series resistor is $0\ \Omega$ (on the processor side).
 2. Use a nopopped $47\ pF$ capacitor to GND.



5.2.4 FSI Signals

Table 5-6 describes the FSI signals.

Table 5-6. FSI Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_CP1_P0_B_PIN_FSI_DAT	FSI Data Master	FSI	VSB_1P10	CMOS	BiDI	1	1, 2
PV_CP1_P0_P_PIN_FSI_CLK	FSI Clock Master	FSI	VSB_1P10	CMOS	Drv	1	1, 3
PV_FSP0_P0_B_PIN_FSI_DAT	FSI Data Slave	FSI	VSB_1P10	CMOS	BiDI	1	4
PV_FSP0_PIN_P0_FSI_CLK	FSI Clock Slave	FSI	VSB_1P10	CMOS	Rec	1	5
PV_PRV_PIN_P0_FSI_IN_ENA	FSI Enable	FSI	VSB_1P10	CMOS	Rec	1	6
PV_PRV_PIN_P0_FSI_SMD	FSI Secure Mode Disable	FSI	VSB_1P10	CMOS	Rec	1	6

1. Connect from the first CPU socket to the FSI slave port on the second CPU socket.
2. In a single-socket (1S) system, tie to GND with a $49.9\ \Omega$ resistor. In a two-socket (2S) system, tie processor #1 to GND with a $40.2\ K\Omega$ resistor placed near the socket and tie processor #2 to GND with a $49.9\ \Omega$ resistor.
3. N/C if unused (in a single-socket system or the second socket of a two-socket system).
4. For a single-socket system or the first processor of a two-socket system, connect to the BMC using a level translator and the debug connector through a mux (see the CRB for implementation details). Also, include a nopopped $3\ K\Omega$ pull-up to $1.1\ V_{AUX}$ placed near the first processor. For the second processor, connect back to the FSI Master data port of the first processor and include a nopopped $3\ K\Omega$ pull-up to $1.1\ V_{AUX}$ placed near the slave processor.
5. For a single-socket system or the first processor of a two-socket system, connect to the BMC using a level translator and the debug connector through a mux (see the CRB for implementation details). Place a nopopped $15\ K\Omega$ pull-down to GND near the first processor. For the second processor, connect back to the FSI Master clock on the first processor, and place a nopopped $15\ K\Omega$ pull-down resistor to GND near the slave processor.
6. Pull-up to $1.1\ V_{AUX}$ using a $50\ \Omega$ resistor.

5.2.5 Clock System Signals

Table 5-7 lists the clock system signals.

Table 5-7. Clock System Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_SYS0_PIN_P0_REFCLK_N	System 133 MHz Reference Clock In	Clock System	VIO	CMOS	RecDiff	1	1
PV_SYS0_PIN_P0_REFCLK_P	System 133 MHz Reference Clock In	Clock System	VIO	CMOS	RecDiff	1	1
PV_PCI0_PIN_P0_REFCLK_N	PCIe 100 MHz Input Clock	Clock PCIe	VIO	PCIe	RecDiff	1	2
PV_PCI0_PIN_P0_REFCLK_P	PCIe 100 MHz Input Clock	Clock PCIe	VIO	PCIe	RecDiff	1	2

1. This REFCLK can use spread spectrum.
2. This REFCLK cannot use spread spectrum.

5.2.6 I²C Signals

Table 5-8 lists the I²C signals.

Table 5-8. I²C Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_LP_P0_B_PIN_I2C_SCL_B	LightPath I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_LP_P0_B_PIN_I2C_SDA_B	LightPath I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_PCI_P0_B_PIN_I2C_SCL_B	Hotplug PCI I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_PCI_P0_B_PIN_I2C_SDA_B	Hotplug PCI I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_NV0A_P0_B_PIN_I2C_SCL_B	25G Link 0 I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_NV0A_P0_B_PIN_I2C_SDA_B	25G Link 0 I ² C Serial Data	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_NV0B_P0_B_PIN_I2C_SCL_B	25G Link 1 I ² C Serial Clock	I2C	VSB0_3P30	OD	BiDi	1	1, 2
PV_NV0B_P0_B_PIN_I2C_SDA_B	25G Link 1 I ² C Serial Data	I2C	VSB0_3P30	OD	BiDi	1	1, 2

1. If the port is unused, tie off with a pull-down to GND through a 49.9 Ω resistor.
2. Signal is an I²C master.



5.2.7 X-Bus Signals

Table 5-9 lists the X-Bus signals.

Note: X1 of one processor can connect to X1 or X2 of another processor, but CLK Group A must always connect to CLK Group A and CLK Group B must connect to CLK Group B.

Table 5-9. X-Bus Signals (Sheet 1 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
NX_X1_P0_P_PIN_CKA_CLK_N	X Bus 1 Clock A Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X1_P0_P_PIN_CKA_CLK_P	X Bus 1 Clock A Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X1_P0_P_PIN_CKA_DAT_[00:16]_N	X Bus 1 Clock Group A Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X1_P0_P_PIN_CKA_DAT_[00:16]_P	X Bus 1 Clock Group A Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X1_P0_P_PIN_CKB_CLK_N	X Bus 1 Clock B Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X1_P0_P_PIN_CKB_CLK_P	X Bus 1 Clock B Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X1_P0_P_PIN_CKB_DAT_[00:16]_N	X Bus 1 Clock Group B Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X1_P0_P_PIN_CKB_DAT_[00:16]_P	X Bus 1 Clock Group B Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X1_PIN_P_P0_CKA_CLK_N	X Bus 1 Clock A Input	X Bus	VIO	EDI	RecDiff	1	
NX_X1_PIN_P_P0_CKA_CLK_P	X Bus 1 Clock A Input	X Bus	VIO	EDI	RecDiff	1	
NX_X1_PIN_P_P0_CKA_DAT_[00:16]_N	X Bus 1 Clock Group A Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X1_PIN_P_P0_CKA_DAT_[00:16]_P	X Bus 1 Clock Group A Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X1_PIN_P_P0_CKB_CLK_N	X Bus 1 Clock B Input	X Bus	VIO	EDI	RecDiff	1	
NX_X1_PIN_P_P0_CKB_CLK_P	X Bus 1 Clock B Input	X Bus	VIO	EDI	RecDiff	1	
NX_X1_PIN_P_P0_CKB_DAT_[00:16]_N	X Bus 1 Clock Group B Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X1_PIN_P_P0_CKB_DAT_[00:16]_P	X Bus 1 Clock Group B Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X2_P0_P_PIN_CKA_CLK_N	X Bus 2 Clock A Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X2_P0_P_PIN_CKA_CLK_P	X Bus 2 Clock A Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X2_P0_P_PIN_CKA_DAT_[00:16]_N	X Bus 2 Clock Group A Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X2_P0_P_PIN_CKA_DAT_[00:16]_P	X Bus 2 Clock Group A Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X2_P0_P_PIN_CKB_CLK_N	X Bus 2 Clock B Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X2_P0_P_PIN_CKB_CLK_P	X Bus 2 Clock B Output	X Bus	VIO	EDI	DrvDiff	1	
NX_X2_P0_P_PIN_CKB_DAT_[00:16]_N	X Bus 2 Clock Group B Data Output	X Bus	VIO	EDI	DrvDiff	17	
NX_X2_P0_P_PIN_CKB_DAT_[00:16]_P	X Bus 2 Clock Group B Data Output	X Bus	VIO	EDI	DrvDiff	17	

1. TERMREF value is 169 Ω, 0.1%. For the external resistor value, a 0.1% tolerance is preferred, but a 1% tolerance is acceptable.
2. These nets are unused (N/C).



Table 5-9. X-Bus Signals (Sheet 2 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
NX_X2_PIN_P_P0_CKA_CLK_N	X Bus 2 Clock A Input	X Bus	VIO	EDI	RecDiff	1	
NX_X2_PIN_P_P0_CKA_CLK_P	X Bus 2 Clock A Input	X Bus	VIO	EDI	RecDiff	1	
NX_X2_PIN_P_P0_CKA_DAT_[00:16]_N	X Bus 2 Clock Group A Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X2_PIN_P_P0_CKA_DAT_[00:16]_P	X Bus 2 Clock Group A Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X2_PIN_P_P0_CKB_CLK_N	X Bus 2 Clock B Input	X Bus	VIO	EDI	RecDiff	1	
NX_X2_PIN_P_P0_CKB_CLK_P	X Bus 2 Clock B Input	X Bus	VIO	EDI	RecDiff	1	
NX_X2_PIN_P_P0_CKB_DAT_[00:16]_N	X Bus 2 Clock Group B Data Input	X Bus	VIO	EDI	RecDiff	17	
NX_X2_PIN_P_P0_CKB_DAT_[00:16]_P	X Bus 2 Clock Group B Data Input	X Bus	VIO	EDI	RecDiff	17	
PV_X1TX_P0_P_PIN_TERMREF_N	X Bus 1 Terminal Reference Negative	X Bus	Analog	Analog	Analogin	1	1
PV_X1TX_P0_P_PIN_TERMREF_P	X Bus 1 Terminal Reference Positive	X Bus	Analog	Analog	Analogin	1	1
PV_X2TX_P0_P_PIN_TERMREF_N	X Bus 2 Terminal Reference Negative	X Bus	Analog	Analog	Analogin	1	1
PV_X2TX_P0_P_PIN_TERMREF_P	X Bus 2 Terminal Reference Positive	X Bus	Analog	Analog	Analogin	1	1
TS_X1RXA_P0_P_PIN_ATST	X Bus 1 Analog Test	X Bus	Analog	Analog		1	2
TS_X1RXA_P0_P_PIN_HFC_N	X Bus 1 High Frequency Characterization	X Bus	VIO			1	2
TS_X1RXA_P0_P_PIN_HFC_P	X Bus 1 High Frequency Characterization	X Bus	VIO			1	2
TS_X2RXA_P0_P_PIN_ATST	X Bus 2 Analog Test	X Bus	Analog	Analog		1	2
TS_X2RXA_P0_P_PIN_HFC_N	X Bus 2 High Frequency Characterization	X Bus	VIO			1	2
TS_X2RXA_P0_P_PIN_HFC_P	X Bus 2 High Frequency Characterization	X Bus	VIO			1	2

1. TERMREF value is 169 Ω, 0.1%. For the external resistor value, a 0.1% tolerance is preferred, but a 1% tolerance is acceptable.
 2. These nets are unused (N/C).



5.2.8 PCIe Controller and Clock Signals

Table 5-10 lists the PCIe controller and clock bus signals.

Table 5-10. PCIe Controller and Clock Bus Signals (Sheet 1 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PE_E0_P0_P_PIN_DAT_[00:15]_N	PCIe Controller 0 Data Output	PCIe	VIO	PCIe	DrvDiff	16	1
PE_E0_P0_P_PIN_DAT_[00:15]_P	PCIe Controller 0 Data Output	PCIe	VIO	PCIe	DrvDiff	16	1
PE_E0_PIN_P_P0_DAT_[00:15]_N	PCIe Controller 0 Data Input	PCIe	VIO	PCIe	RecDiff	16	1
PE_E0_PIN_P_P0_DAT_[00:15]_P	PCIe Controller 0 Data Input	PCIe	VIO	PCIe	RecDiff	16	1
PE_E1_P0_P_PIN_DAT_[00:15]_N	PCIe Controller 1 Data Output	PCIe	VIO	PCIe	DrvDiff	16	
PE_E1_P0_P_PIN_DAT_[00:15]_P	PCIe Controller 1 Data Output	PCIe	VIO	PCIe	DrvDiff	16	
PE_E1_PIN_P_P0_DAT_[00:15]_N	PCIe Controller 1 Data Input	PCIe	VIO	PCIe	RecDiff	16	
PE_E1_PIN_P_P0_DAT_[00:15]_P	PCIe Controller 1 Data Input	PCIe	VIO	PCIe	RecDiff	16	
PE_E2_P0_P_PIN_DAT_[00:15]_N	PCIe Controller 2 Data Output	PCIe	VIO	PCIe	DrvDiff	16	
PE_E2_P0_P_PIN_DAT_[00:15]_P	PCIe Controller 2 Data Output	PCIe	VIO	PCIe	DrvDiff	16	
PE_E2_PIN_P_P0_DAT_[00:15]_N	PCIe Controller 2 Data Input	PCIe	VIO	PCIe	RecDiff	16	
PE_E2_PIN_P_P0_DAT_[00:15]_P	PCIe Controller 2 Data Input	PCIe	VIO	PCIe	RecDiff	16	
PV_E0_P0_P_PIN_PERST_B	PCIe Controller 0 Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E1A_P0_P_PIN_PERST_B	PCIe Controller 1A Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E1B_P0_P_PIN_PERST_B	PCIe Controller 1B Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E2A_P0_P_PIN_PERST_B	PCIe Controller 2A Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E2B_P0_P_PIN_PERST_B	PCIe Controller 2B Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E2C_P0_P_PIN_PERST_B	PCIe Controller 2C Reset Output	PCIe	VSB0_3P30	OD	Drv	1	2
PV_E0A_PIN_P_P0_PRSNT_B	PCIe Controller 0A Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E0B_PIN_P_P0_PRSNT_B	PCIe Controller 0B Present Input	PCIe	VSB0_3P30	OD	Rec	1	2, 3
PV_E1A_PIN_P_P0_PRSNT_B	PCIe Controller 1A Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E1B_PIN_P_P0_PRSNT_B	PCIe Controller 1B Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E2A_PIN_P_P0_PRSNT_B	PCIe Controller 2A Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E2B_PIN_P_P0_PRSNT_B	PCIe Controller 2B Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E2C_PIN_P_P0_PRSNT_B	PCIe Controller 2C Present Input	PCIe	VSB0_3P30	OD	Rec	1	2
PV_E0_P0_P_PIN_SLOT_CLK_N	PCIe Controller 0 Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E0_P0_P_PIN_SLOT_CLK_P	PCIe Controller 0 Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E1A_P0_P_PIN_SLOT_CLK_N	PCIe Controller 1A Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E1A_P0_P_PIN_SLOT_CLK_P	PCIe Controller 1A Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2

1. The E0 bus is not bifurcatable.
2. See [Section 3.3.4](#) on page 25 for additional information on CLOCK, PERST, and PRSNT connectivity.
3. This input is not used and cannot be N/C. Tie off with a 3.3 KΩ pull-up to 3.3 V_{AUX}.
4. TERMREF must have a 200 Ω, 0.1% resistor between the P and N legs.
5. ATST nets are unused, N/C.



Table 5-10. PCIe Controller and Clock Bus Signals (Sheet 2 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_E1B_P0_P_PIN_SLOT_CLK_N	PCIe Controller 1B Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E1B_P0_P_PIN_SLOT_CLK_P	PCIe Controller 1B Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2A_P0_P_PIN_SLOT_CLK_N	PCIe Controller 2A Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2A_P0_P_PIN_SLOT_CLK_P	PCIe Controller 2A Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2B_P0_P_PIN_SLOT_CLK_N	PCIe Controller 2B Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2B_P0_P_PIN_SLOT_CLK_P	PCIe Controller 2B Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2C_P0_P_PIN_SLOT_CLK_N	PCIe Controller 2C Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E2C_P0_P_PIN_SLOT_CLK_P	PCIe Controller 2C Clock Output	PCIe	VIO	PCIe	DrvDiff	1	2
PV_E0_P0_P_PIN_TERMREF_N	PCIe Controller 0 Terminal Reference	PCIe	Analog			1	4
PV_E0_P0_P_PIN_TERMREF_P	PCIe Controller 0 Terminal Reference	PCIe	Analog			1	4
PV_E1_P0_P_PIN_TERMREF_N	PCIe Controller 1 Terminal Reference	PCIe	Analog			1	4
PV_E1_P0_P_PIN_TERMREF_P	PCIe Controller 1 Terminal Reference	PCIe	Analog			1	4
PV_E2_P0_P_PIN_TERMREF_N	PCIe Controller 2C Clock Output	PCIe	Analog			1	4
PV_E2_P0_P_PIN_TERMREF_P	PCIe Controller 2C Clock Output	PCIe	Analog			1	4
TS_E0_P0_P_PIN_ATST	PCIe Controller 0 Analog Test Output	PCIe	Analog				5
TS_E1_P0_P_PIN_ATST	PCIe Controller 0 Analog Test Output	PCIe	Analog				5
TS_E2_P0_P_PIN_ATST	PCIe Controller 0 Analog Test Output	PCIe	Analog				5

1. The E0 bus is not bifurcatable.
 2. See *Section 3.3.4* on page 25 for additional information on CLOCK, PERST, and PRSNT connectivity.
 3. This input is not used and cannot be N/C. Tie off with a 3.3 KΩ pull-up to 3.3 V_{AUX}.
 4. TERMREF must have a 200 Ω, 0.1% resistor between the P and N legs.
 5. ATST nets are unused, N/C.



5.2.9 LPC Bus Signals

Table 5-11 lists the LPC bus signals.

Table 5-11. *LPC Bus Signals*

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_PRV_P0_B_PIN_LPC_DAT_[0:3]	LPC Data 0 - 3	LPC	VSB0_3P30		BiDi	4	1
PV_PRV_P0_P_PIN_LPC_FRAME_B	LPC Frame Output	LPC	VSB0_3P30		Drv	1	2
PV_PRV_P0_P_PIN_LPC_RESET_B	LPC Reset Output	LPC	VSB0_3P30		BiDi	1	3
PV_PRV_PIN_P_P0_LPC_CLK	LPC 33 MHz Clock Input	LPC	VIO	CMOS	Rec	1	4
PV_PRV_PIN_P_P0_LPC_IRQ	LPC Interrupt BiDi	LPC	VSB0_3P30		Rec	1	5

1. For the first processor of a two-socket system, connect to the BMC through a $22\ \Omega$ series resistor placed at the CPU and a $33\ \Omega$ series resistor placed at the BMC. N/C for the second processor.
2. For the first processor of a two-socket system, connect to the BMC through a $22\ \Omega$ series resistor placed at the CPU. N/C for the second processor.
3. The first processor requires a $3.3\ K\Omega$ pull-up resistor to $3.3\ V_{AUX}$. IBM suggests a $10\ nF$ cap to GND for noise. For the second processor of a two-socket system, tie off with a $49.9\ \Omega$ pull-up resistor to $3.3\ V_{AUX}$.
4. V_{MAX} is $1.26\ V$ for this pin; a voltage divider might be required depending on the clock driver used. For the second processor of a two-socket system, tie off with $49.9\ \Omega$ pull-down resistor to GND.
5. For the first processor of a two-socket system, connect to the BMC through a $22\ \Omega$ series resistor placed at the processor and a $33\ \Omega$ series resistor placed at the BMC. For the second processor, tie off with a $49.9\ \Omega$ pull-up resistor to $3.3\ V_{AUX}$.

5.2.10 Memory Signals

Table 5-12 lists the memory signals.

Table 5-12. *Memory Signals* (Sheet 1 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR0_BI_DQ_[0:71]	DDR Port0 Data Query	Memory	VDDR01			72	
DM_DDR0_BI_DQS_[00:17]_N	DDR Port0 Data Query Strobe	Memory	VDDR01			18	
DM_DDR0_BI_DQS_[00:17]_P	DDR Port0 Data Query Strobe	Memory	VDDR01			18	
DM_DDR0_P0_P_PIN_ACT_B	DDR Port 0 Address and Command	Memory	VDDR01			1	
DM_DDR0_P0_P_PIN_ADDR_[00:17]	DDR Port 0 Address and Command	Memory	VDDR01			18	
DM_DDR0_P0_P_PIN_BANK_ADR_[0:1]	DDR Port 0 Address and Command	Memory	VDDR01			2	

1. CKE[2:3] are N/C for single drop DIMMs.
2. This signal is N/C for single-drop DIMMs.
3. CS_B_[2:3] are N/C for single-drop DIMMs.
4. ODT_[2:3] are N/C for single-drop DIMMs.
5. Requires a $1\ K\Omega$ pull-down to GND. IBM also recommends a $1nF$ capacitor to GND for noise reduction.
6. Requires a $1\ K\Omega$ pull-up to V_{DDR} .
7. Each TERMREF requires a $240\ \Omega$, 0.1% resistor connected between the P and N legs.
8. This signal is N/C; unused in the system.
9. All memory I²C nets require a $1\ K\Omega$ pull-up to $2.5\ V_{AUX}$.



Table 5-12. Memory Signals (Sheet 2 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR0_P0_P_PIN_BANK_GRP_[0:1]	DDR Port 0 Address and Command	Memory	VDDR01			2	
DM_DDR0_P0_P_PIN_CHIPID_[0:2]	DDR Port 0 Address and Command	Memory	VDDR01			3	
DM_DDR0_P0_P_PIN_CKE_[0:3]	DDR Port0 Control	Memory	VDDR01			4	1
DM_DDR0_P0_P_PIN_CLK_0_N	DDR Port 0 DIMM Clock	Memory	VDDR01			1	
DM_DDR0_P0_P_PIN_CLK_0_P	DDR Port 0 DIMM Clock	Memory	VDDR01			1	
DM_DDR0_P0_P_PIN_CLK_1_N	DDR Port 0 DIMM Clock	Memory	VDDR01			1	2
DM_DDR0_P0_P_PIN_CLK_1_P	DDR Port 0 DIMM Clock	Memory	VDDR01			1	2
DM_DDR0_P0_P_PIN_CS_B_[0:3]	DDR Port 0 Control	Memory	VDDR01			4	3
DM_DDR0_P0_P_PIN_ODT_[0:3]	DDR Port 0 Control	Memory	VDDR01			4	4
DM_DDR0_P0_P_PIN_PAR	DDR Port 0 Address and Command	Memory	VDDR01			1	
DM_DDR0_P0_P_PIN_RESET_B	DDR Port 0 Address and Command	Memory	VDDR01			1	5
DM_DDR0_PIN_P_P0_ERR_B	DDR Port 0 Address and Command	Memory	VDDR01			1	6
DM_DDR0_PIN_P_P0_EVENT_B	DDR Port 0 Address and Command	Memory	VDDR01			1	6
DM_DDR1_BL_DQ_[00:71]	DDR Port1 Data Query Signal	Memory	VDDR01			72	
DM_DDR1_BL_DQS_[00:17]_N	DDR Port1 Data Query Strobe	Memory	VDDR01			18	
DM_DDR1_BL_DQS_[00:17]_P	DDR Port1 Data Query Strobe	Memory	VDDR01			18	
DM_DDR1_P0_P_PIN_ACT_B	DDR Port1 Address and Command	Memory	VDDR01			1	
DM_DDR1_P0_P_PIN_ADDR_[00:17]	DDR Port1 Address and Command	Memory	VDDR01			18	
DM_DDR1_P0_P_PIN_BANK_ADR_[0:1]	DDR Port1 Address and Command	Memory	VDDR01			2	
DM_DDR1_P0_P_PIN_BANK_GRP_[0:1]	DDR Port1 Address and Command	Memory	VDDR01			2	
DM_DDR1_P0_P_PIN_CHIPID_[0:2]	DDR Port1 Address and Command	Memory	VDDR01			3	

1. CKE[2:3] are N/C for single drop DIMMs.
 2. This signal is N/C for single-drop DIMMs.
 3. CS_B_[2:3] are N/C for single-drop DIMMs.
 4. ODT_[2:3] are N/C for single-drop DIMMs.
 5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
 6. Requires a 1 KΩ pull-up to V_{DDR}.
 7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
 8. This signal is N/C; unused in the system.
 9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 3 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR1_P0_P_PIN_CKE_[0:3]	DDR Port1 Control	Memory	VDDR01			4	1
DM_DDR1_P0_P_PIN_CLK_0_N	DDR Port1 DIMM Clock	Memory	VDDR01			1	
DM_DDR1_P0_P_PIN_CLK_0_P	DDR Port1 DIMM Clock	Memory	VDDR01			1	
DM_DDR1_P0_P_PIN_CLK_1_N	DDR Port1 DIMM Clock	Memory	VDDR01			1	2
DM_DDR1_P0_P_PIN_CLK_1_P	DDR Port1 DIMM Clock	Memory	VDDR01			1	2
DM_DDR1_P0_P_PIN_CS_B_[0:3]	DDR Port1 Control	Memory	VDDR01			4	3
DM_DDR1_P0_P_PIN_ODT_[0:3]	DDR Port1 Control	Memory	VDDR01			4	4
DM_DDR1_P0_P_PIN_PAR	DDR Port1 Address and Command	Memory	VDDR01			1	
DM_DDR1_P0_P_PIN_RESET_B	DDR Port1 Address and Command	Memory	VDDR01			1	5
DM_DDR1_PIN_P_P0_ERR_B	DDR Port1 Address and Command	Memory	VDDR01			1	6
DM_DDR1_PIN_P_P0_EVENT_B	DDR Port1 Address and Command	Memory	VDDR01			1	6
DM_DDR2_BL_DQ_[00:71]	DDR Port2 Data Query Signal	Memory	VDDR03			72	
DM_DDR2_BL_DQS_[00:17]_N	DDR Port2 Data Query Strobe	Memory	VDDR03			18	
DM_DDR2_BL_DQS_[00:17]_P	DDR Port2 Data Query Strobe	Memory	VDDR03			18	
DM_DDR2_P0_P_PIN_ACT_B	DDR Port2 Address and Command	Memory	VDDR03			1	
DM_DDR2_P0_P_PIN_ADDR_[00:17]	DDR Port2 Address and Command	Memory	VDDR03			18	
DM_DDR2_P0_P_PIN_BANK_ADR_[0:1]	DDR Port2 Address and Command	Memory	VDDR03			2	
DM_DDR2_P0_P_PIN_BANK_GRP_[0:1]	DDR Port2 Address and Command	Memory	VDDR03			2	
DM_DDR2_P0_P_PIN_CHIPID_[0:2]	DDR Port2 Address and Command	Memory	VDDR03			3	
DM_DDR2_P0_P_PIN_CKE_[0:3]	DDR Port2 Control	Memory	VDDR03			4	1
DM_DDR2_P0_P_PIN_CLK_0_N	DDR Port2 DIMM Clock	Memory	VDDR03			1	
DM_DDR2_P0_P_PIN_CLK_0_P	DDR Port2 DIMM Clock	Memory	VDDR03			1	
DM_DDR2_P0_P_PIN_CLK_1_N	DDR Port2 DIMM Clock	Memory	VDDR03			1	2
DM_DDR2_P0_P_PIN_CLK_1_P	DDR Port2 DIMM Clock	Memory	VDDR03			1	2

1. CKE[2:3] are N/C for single drop DIMMs.
2. This signal is N/C for single-drop DIMMs.
3. CS_B_[2:3] are N/C for single-drop DIMMs.
4. ODT_[2:3] are N/C for single-drop DIMMs.
5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
6. Requires a 1 KΩ pull-up to V_{DDR}.
7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
8. This signal is N/C; unused in the system.
9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 4 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR2_P0_P_PIN_CS_B_[0:3]	DDR Port2 Control	Memory	VDDR03			4	3
DM_DDR2_P0_P_PIN_ODT_[0:3]	DDR Port2 Control	Memory	VDDR03			4	4
DM_DDR2_P0_P_PIN_PAR	DDR Port2 Address and Command	Memory	VDDR03			1	
DM_DDR2_P0_P_PIN_RESET_B	DDR Port2 Address and Command	Memory	VDDR03			1	5
DM_DDR2_PIN_P_P0_ERR_B	DDR Port2 Address and Command	Memory	VDDR03			1	6
DM_DDR2_PIN_P_P0_EVENT_B	DDR Port2 Address and Command	Memory	VDDR03			1	6
DM_DDR3_BI_DQ_[00:71]	DDR Port3 Data Query Signal	Memory	VDDR03			72	
DM_DDR3_BI_DQS_[00:17]_N	DDR Port3 Data Query Strobe	Memory	VDDR03			18	
DM_DDR3_BI_DQS_[00:17]_P	DDR Port3 Data Query Strobe	Memory	VDDR03			18	
DM_DDR3_P0_P_PIN_ACT_B	DDR Port3 Address and Command	Memory	VDDR03			1	
DM_DDR3_P0_P_PIN_ADDR_[00:17]	DDR Port3 Address and Command	Memory	VDDR03			18	
DM_DDR3_P0_P_PIN_BANK_ADR_[0:1]	DDR Port3 Address and Command	Memory	VDDR03			2	
DM_DDR3_P0_P_PIN_BANK_GRP_[0:1]	DDR Port3 Address and Command	Memory	VDDR03			2	
DM_DDR3_P0_P_PIN_CHIPID_[0:2]	DDR Port3 Address and Command	Memory	VDDR03			3	
DM_DDR3_P0_P_PIN_CKE_[0:3]	DDR Port3 Control	Memory	VDDR03			4	1
DM_DDR3_P0_P_PIN_CLK_0_N	DDR Port3 DIMM Clock	Memory	VDDR03			1	
DM_DDR3_P0_P_PIN_CLK_0_P	DDR Port3 DIMM Clock	Memory	VDDR03			1	
DM_DDR3_P0_P_PIN_CLK_1_N	DDR Port3 DIMM Clock	Memory	VDDR03			1	2
DM_DDR3_P0_P_PIN_CLK_1_P	DDR Port3 DIMM Clock	Memory	VDDR03			1	2
DM_DDR3_P0_P_PIN_CS_B_[0:3]	DDR Port3 Control	Memory	VDDR03			4	3
DM_DDR3_P0_P_PIN_ODT_[0:3]	DDR Port3 Control	Memory	VDDR03			4	4
DM_DDR3_P0_P_PIN_PAR	DDR Port3 Address and Command	Memory	VDDR03			1	
DM_DDR3_P0_P_PIN_RESET_B	DDR Port3 Address and Command	Memory	VDDR03			1	5

1. CKE[2:3] are N/C for single drop DIMMs.
2. This signal is N/C for single-drop DIMMs.
3. CS_B_[2:3] are N/C for single-drop DIMMs.
4. ODT_[2:3] are N/C for single-drop DIMMs.
5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
6. Requires a 1 KΩ pull-up to V_{DDR}.
7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
8. This signal is N/C; unused in the system.
9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 5 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR3_PIN_P_P0_ERR_B	DDR Port3 Address and Command	Memory	VDDR03			1	6
DM_DDR3_PIN_P_P0_EVENT_B	DDR Port3 Address and Command	Memory	VDDR03			1	6
DM_DDR4_BL_DQ_[00:71]	DDR Port4 Data Query Signal	Memory	VDDR47			72	
DM_DDR4_BL_DQS_[00:17]_N	DDR Port4 Data Query Strobe	Memory	VDDR47			18	
DM_DDR4_BL_DQS_[00:17]_P	DDR Port4 Data Query Strobe	Memory	VDDR47			18	
DM_DDR4_P0_P_PIN_ACT_B	DDR Port4 Address and Command	Memory	VDDR47			1	
DM_DDR4_P0_P_PIN_ADDR_[00:17]	DDR Port4 Address and Command	Memory	VDDR47			18	
DM_DDR4_P0_P_PIN_BANK_ADR_[0:1]	DDR Port4 Address and Command	Memory	VDDR47			2	
DM_DDR4_P0_P_PIN_BANK_GRP_[0:1]	DDR Port4 Address and Command	Memory	VDDR47			2	
DM_DDR4_P0_P_PIN_CHIPID_[0:2]	DDR Port4 Address and Command	Memory	VDDR47			3	
DM_DDR4_P0_P_PIN_CKE_[0:3]	DDR Port4 Control	Memory	VDDR47			4	1
DM_DDR4_P0_P_PIN_CLK_0_N	DDR Port4 DIMM Clock	Memory	VDDR47			1	
DM_DDR4_P0_P_PIN_CLK_0_P	DDR Port4 DIMM Clock	Memory	VDDR47			1	
DM_DDR4_P0_P_PIN_CLK_1_N	DDR Port4 DIMM Clock	Memory	VDDR47			1	2
DM_DDR4_P0_P_PIN_CLK_1_P	DDR Port4 DIMM Clock	Memory	VDDR47			1	2
DM_DDR4_P0_P_PIN_CS_B_[0:3]	DDR Port4 Control	Memory	VDDR47			4	3
DM_DDR4_P0_P_PIN_ODT_[0:3]	DDR Port4 Control	Memory	VDDR47			4	4
DM_DDR4_P0_P_PIN_PAR	DDR Port4 Address and Command	Memory	VDDR47			1	
DM_DDR4_P0_P_PIN_RESET_B	DDR Port4 Address and Command	Memory	VDDR47			1	5
DM_DDR4_PIN_P_P0_ERR_B	DDR Port4 Address and Command	Memory	VDDR47			1	6
DM_DDR4_PIN_P_P0_EVENT_B	DDR Port4 Address and Command	Memory	VDDR47			1	6
DM_DDR5_BL_DQ_[00:71]	DDR Port5 Data Query Signal	Memory	VDDR47			72	
DM_DDR5_BL_DQS_[00:17]_N	DDR Port5 Data Query Strobe	Memory	VDDR47			18	

1. CKE[2:3] are N/C for single drop DIMMs.
2. This signal is N/C for single-drop DIMMs.
3. CS_B_[2:3] are N/C for single-drop DIMMs.
4. ODT_[2:3] are N/C for single-drop DIMMs.
5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
6. Requires a 1 KΩ pull-up to V_{DDR}.
7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
8. This signal is N/C; unused in the system.
9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 6 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR5_BI_DQS_[00:17]_P	DDR Port5 Data Query Strobe	Memory	VDDR47			18	
DM_DDR5_P0_P_PIN_ACT_B	DDR Port5 Address and Command	Memory	VDDR47			1	
DM_DDR5_P0_P_PIN_ADDR_[00:17]	DDR Port5 Address and Command	Memory	VDDR47			18	
DM_DDR5_P0_P_PIN_BANK_ADR_[0:1]	DDR Port5 Address and Command	Memory	VDDR47			2	
DM_DDR5_P0_P_PIN_BANK_GRP_[0:1]	DDR Port5 Address and Command	Memory	VDDR47			2	
DM_DDR5_P0_P_PIN_CHIPID_[0:2]	DDR Port5 Address and Command	Memory	VDDR47			3	
DM_DDR5_P0_P_PIN_CKE_[0:3]	DDR Port5 Control	Memory	VDDR47			4	1
DM_DDR5_P0_P_PIN_CLK_0_N	DDR Port5 DIMM Clock	Memory	VDDR47			1	
DM_DDR5_P0_P_PIN_CLK_0_P	DDR Port5 DIMM Clock	Memory	VDDR47			1	
DM_DDR5_P0_P_PIN_CLK_1_N	DDR Port5 DIMM Clock	Memory	VDDR47			1	2
DM_DDR5_P0_P_PIN_CLK_1_P	DDR Port5 DIMM Clock	Memory	VDDR47			1	2
DM_DDR5_P0_P_PIN_CS_B_[0:3]	DDR Port5 Control	Memory	VDDR47			4	3
DM_DDR5_P0_P_PIN_ODT_[0:3]	DDR Port5 Control	Memory	VDDR47			4	4
DM_DDR5_P0_P_PIN_PAR	DDR Port5 Address and Command	Memory	VDDR47			1	
DM_DDR5_P0_P_PIN_RESET_B	DDR Port5 Address and Command	Memory	VDDR47			1	5
DM_DDR5_PIN_P_P0_ERR_B	DDR Port5 Address and Command	Memory	VDDR47			1	6
DM_DDR5_PIN_P_P0_EVENT_B	DDR Port5 Address and Command	Memory	VDDR47			1	6
DM_DDR6_BI_DQ_[00:71]	DDR Port6 Data Query Signal	Memory	VDDR67			72	
DM_DDR6_BI_DQS_[00:17]_N	DDR Port6 Data Query Strobe	Memory	VDDR67			18	
DM_DDR6_BI_DQS_[00:17]_P	DDR Port6 Data Query Strobe	Memory	VDDR67			18	
DM_DDR6_P0_P_PIN_ACT_B	DDR Port6 Address and Command	Memory	VDDR67			1	
DM_DDR6_P0_P_PIN_ADDR_[00:17]	DDR Port6 Address and Command	Memory	VDDR67			18	

1. CKE[2:3] are N/C for single drop DIMMs.
 2. This signal is N/C for single-drop DIMMs.
 3. CS_B_[2:3] are N/C for single-drop DIMMs.
 4. ODT_[2:3] are N/C for single-drop DIMMs.
 5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
 6. Requires a 1 KΩ pull-up to V_{DDR}.
 7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
 8. This signal is N/C; unused in the system.
 9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 7 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR6_P0_P_PIN_BANK_ADR_[0:1]	DDR Port6 Address and Command	Memory	VDDR67			2	
DM_DDR6_P0_P_PIN_BANK_GRP_[0:1]	DDR Port6 Address and Command	Memory	VDDR67			2	
DM_DDR6_P0_P_PIN_CHIPID_[0:2]	DDR Port6 Address and Command	Memory	VDDR67			3	
DM_DDR6_P0_P_PIN_CKE_[0:3]	DDR Port6 Control	Memory	VDDR67			4	1
DM_DDR6_P0_P_PIN_CLK_0_N	DDR Port6 DIMM Clock	Memory	VDDR67			1	
DM_DDR6_P0_P_PIN_CLK_0_P	DDR Port6 DIMM Clock	Memory	VDDR67			1	
DM_DDR6_P0_P_PIN_CLK_1_N	DDR Port6 DIMM Clock	Memory	VDDR67			1	2
DM_DDR6_P0_P_PIN_CLK_1_P	DDR Port6 DIMM Clock	Memory	VDDR67			1	2
DM_DDR6_P0_P_PIN_CS_B_[0:3]	DDR Port6 Control	Memory	VDDR67			4	3
DM_DDR6_P0_P_PIN_ODT_[0:3]	DDR Port6 Control	Memory	VDDR67			4	4
DM_DDR6_P0_P_PIN_PAR	DDR Port6 Address and Command	Memory	VDDR67			1	
DM_DDR6_P0_P_PIN_RESET_B	DDR Port6 Address and Command	Memory	VDDR67			1	5
DM_DDR6_PIN_P_P0_ERR_B	DDR Port6 Address and Command	Memory	VDDR67			1	6
DM_DDR6_PIN_P_P0_EVENT_B	DDR Port6 Address and Command	Memory	VDDR67			1	6
DM_DDR7 BI DQ_[00:71]	DDR Port7 Data Query Signal	Memory	VDDR67			72	
DM_DDR7 BI DQS_[00:17]_N	DDR Port7 Data Query Strobe	Memory	VDDR67			18	
DM_DDR7 BI DQS_[00:17]_P	DDR Port7 Data Query Strobe	Memory	VDDR67			18	
DM_DDR7_P0_P_PIN_ACT_B	DDR Port7 Address and Command	Memory	VDDR67			1	
DM_DDR7_P0_P_PIN_ADDR_[00:17]	DDR Port7 Address and Command	Memory	VDDR67			18	
DM_DDR7_P0_P_PIN_BANK_ADR_[0:1]	DDR Port7 Address and Command	Memory	VDDR67			2	
DM_DDR7_P0_P_PIN_BANK_GRP_[0:1]	DDR Port7 Address and Command	Memory	VDDR67			2	
DM_DDR7_P0_P_PIN_CHIPID_[0:2]	DDR Port7 Address and Command	Memory	VDDR67			3	

1. CKE[2:3] are N/C for single drop DIMMs.
2. This signal is N/C for single-drop DIMMs.
3. CS_B_[2:3] are N/C for single-drop DIMMs.
4. ODT_[2:3] are N/C for single-drop DIMMs.
5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
6. Requires a 1 KΩ pull-up to V_{DDR}.
7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
8. This signal is N/C; unused in the system.
9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



Table 5-12. Memory Signals (Sheet 8 of 8)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
DM_DDR7_P0_P_PIN_CKE_[0:3]	DDR Port7 Control	Memory	VDDR67			4	1
DM_DDR7_P0_P_PIN_CLK_0_N	DDR Port7 DIMM Clock	Memory	VDDR67			1	
DM_DDR7_P0_P_PIN_CLK_0_P	DDR Port7 DIMM Clock	Memory	VDDR67			1	
DM_DDR7_P0_P_PIN_CLK_1_N	DDR Port7 DIMM Clock	Memory	VDDR67			1	2
DM_DDR7_P0_P_PIN_CLK_1_P	DDR Port7 DIMM Clock	Memory	VDDR67			1	2
DM_DDR7_P0_P_PIN_CS_B_[0:3]	DDR Port7 Control	Memory	VDDR67			4	3
DM_DDR7_P0_P_PIN_ODT_[0:3]	DDR Port7 Control	Memory	VDDR67			4	4
DM_DDR7_P0_P_PIN_PAR	DDR Port7 Address and Command	Memory	VDDR67			1	
DM_DDR7_P0_P_PIN_RESET_B	DDR Port7 Address and Command	Memory	VDDR67			1	5
DM_DDR7_PIN_P_P0_ERR_B	DDR Port7 Address and Command	Memory	VDDR67			1	6
DM_DDR7_PIN_P_P0_EVENT_B	DDR Port7 Address and Command	Memory	VDDR67			1	6
PV_DDR0123_P0_P_PIN_TERMREF_N	DDR0123 Terminal Reference Negative	Memory	Analog			1	7
PV_DDR0123_P0_P_PIN_TERMREF_P	DDR0123 Terminal Reference Positive	Memory	Analog			1	7
PV_DDR4567_P0_P_PIN_TERMREF_N	DDR4567 Terminal Reference Negative	Memory	Analog			1	7
PV_DDR4567_P0_P_PIN_TERMREF_P	DDR4567 Terminal Reference Positive	Memory	Analog			1	7
TS_DDR0123_P0_P_PIN_ATST	DDR0123 Analog Test Output	Memory	Analog			1	8
TS_DDR4567_P0_P_PIN_ATST	DDR4567 Analog Test Output	Memory	Analog			1	8
PV_DDR0123_P0_B_PIN_I2C_SCL_B	DDR0123 I ² C Serial Clock	Memory	VSB0_3P30	OD	BiDi	1	9
PV_DDR0123_P0_B_PIN_I2C_SDA_B	DDR0123 I ² C Serial Data	Memory	VSB0_3P30	OD	BiDi	1	9
PV_DDR4567_P0_B_PIN_I2C_SCL_B	DDR4567 I ² C Serial Clock	Memory	VSB0_3P30	OD	BiDi	1	9
PV_DDR4567_P0_B_PIN_I2C_SDA_B	DDR4567 I ² C Serial Data	Memory	VSB0_3P30	OD	BiDi	1	9

1. CKE[2:3] are N/C for single drop DIMMs.
 2. This signal is N/C for single-drop DIMMs.
 3. CS_B_[2:3] are N/C for single-drop DIMMs.
 4. ODT_[2:3] are N/C for single-drop DIMMs.
 5. Requires a 1 KΩ pull-down to GND. IBM also recommends a 1nF capacitor to GND for noise reduction.
 6. Requires a 1 KΩ pull-up to V_{DDR}.
 7. Each TERMREF requires a 240 Ω, 0.1% resistor connected between the P and N legs.
 8. This signal is N/C; unused in the system.
 9. All memory I²C nets require a 1 KΩ pull-up to 2.5 V_{AUX}.



5.2.11 JTAG Signals

Table 5-13 lists the JTAG signals.

Table 5-13. JTAG Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_PRV_P0_P_PIN_ATTENTION_B	OCC Attention Output	JTAG	VSB0_3P30	CMOS	Drv	1	1
TS_JTAG_P0_P_PIN_TDO	Test Data Out	JTAG	VIO	CMOS	Drv	1	2
TS_JTAG_PIN_P_P0_TDI	Test Data In	JTAG	VIO	CMOS	Rec	1	2
TS_JTAG_PIN_P_P0_TMS	Test Mode Select	JTAG	VIO	CMOS	Rec	1	2
TS_JTAG_PIN_P_P0_CARD_TEST	Card Test	JTAG	VSB_1P10	CMOS	Rec	1	3
TS_JTAG_PIN_P_P0_TCK	Test Clock	JTAG	VIO	OD	Rec	1	4

1. For a single-socket system or the first processor of a two-socket system, connect to the BMC with a $4.7\text{ K}\Omega$ pull-up to $3.3\text{ V}_{\text{AUX}}$ and a 10 nF capacitor to GND at the BMC. For the second processor, this signal is unused, N/C.
2. Signal requires a $2\text{ K}\Omega$ pull-up to V_{IO} whether the bus is used or unused.
3. Tie off with a $49.9\text{ }\Omega$ pull-down to GND.
4. If the bus is used, the signal requires a $2\text{ K}\Omega$ pull-down to GND. If the bus is unused, tie off with a $49.9\text{ }\Omega$ pull-down to GND.



5.2.12 Miscellaneous Signals

Table 5-14 lists the miscellaneous signals.

Table 5-14. Miscellaneous Signals (Sheet 1 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Pin Count	Type	Notes
SCM_PRESENT_B	SCM Socket Present Signal	Misc			1		1
PV_IVRM_V1_M_P0_VREF_N	iVRM External Voltage Reference	Misc	Analog		1		2
PV_IVRM_V1_M_P0_VREF_P	iVRM External Voltage Reference	Misc	Analog		1		2
PV_PRV_P0_B_PIN_GPIO0	GPIO0	Misc	VSB0_3P30		1	BiDi	3
PV_PRV_P0_B_PIN_GPIO1	GPIO1	Misc	VSB0_3P30		1	BiDi	3, 4
PV_PRV_P0_B_PIN_GPIO2	GPIO2	Misc	VSB0_3P30		1	BiDi	3
PV_PRV_P0_B_PIN_SPARE0	Spare 0	Misc	VSB_1P10	CMOS	1	BiDi	5
PV_PRV_P0_B_PIN_SPARE2	Spare 2	Misc	VSB_1P10	CMOS	BiDi	1	6
PV_PRV_PIN_P_P0_CHIP_MASTER	Chip Master Input	Misc	VSB_1P10	CMOS	1	Rec	7
PV_PRV_PIN_P_P0_STBY_RESET_B	Standby Reset Input	Misc	VSB_1P10	CMOS	1	Rec	8
PV_PRV_PIN_P_P0_VDN_PGOOD	Nest Voltage Power Good Input	Misc	VSB_1P10	CMOS	1	Rec	9
PV_SEEPROM0_P0_B_PIN_I2C_SDA_B	SEEPROM 0 I2C Serial Data	Misc	VSB0_3P30	OD	1	BiDi	10
PV_SEEPROM0_P0_P_PIN_I2C_SCL_B	SEEPROM 0 I2C Serial Clock	Misc	VSB0_3P30	OD	1	BiDi	10
PV_SEEPROM1_P0_B_PIN_I2C_SDA_B	SEEPROM 1 I2C Serial Data	Misc	VSB0_3P30	OD	1	BiDi	10

1. For the Master processor, tie to GND. For additional processors: tie to GND if the processor will always be there or to the BMC for presence detection.
2. Do not connect to anything (N/C).
3. If used, pull up to 3.3 V_{AUX} with a 3.3 KΩ resistor. If not used, tie to GND with a 49.9 Ω resistor.
4. IBM suggests using GPIO1 for GPU power braking.
5. Unused. Tie off with a nopopped 49.9 Ω pull-up to 1.1 V_{AUX} and a populated 49.9 Ω pull-down to GND.
6. Unused. Tie off with a nopopped 3.3 KΩ pull-up to 3.3 V_{AUX} and a populated 49.9 Ω pull-down to GND.
7. For a single-socket system or the first processor of a two-socket system, tie to GND through a 49.9 Ω resistor (this indicates the Master processor). For the second processor, tie to 1.1 V_{AUX} through a 49.9 Ω resistor (this indicates the Slave processor).
8. This signal has a 1 KΩ internal pull-up resistor; add a nopopped 10 KΩ pull-up resistor to 1.1 V_{AUX} on board. IBM recommends a 1 nF - 10 nF capacitor to GND for noise dampening.
9. Requires a 1.2 KΩ pull-up to 1.1 V_{AUX} or must always be actively driven (like an AUC17 gate). IBM recommends a 1 nF capacitor to GND for noise dampening.
10. This signal has an internal pull-up; N/C on the planar.
11. Tie off with a pull down to GND through a 49.9 Ω resistor.
12. Digital thermal sensor analog test output. This pin is used for debug only; leave as N/C on the system board.
13. Throttle signal, active low. This pin can be asserted through hardware in the case of an emergency power down to tell the OCC to go to the power state defined for N mode. Validate the throttle pin use case with your IBM AE. Created from power supply PGOOD signals. Connect using a 1 KΩ series resistor at the processor; also connect to the BMC. No pull-up is required if this signal is always actively driven. Otherwise, pull up with a resistor between 1 - 5 KΩ to 3.3 V_{AUX}. If not using this signal, tie off with a resistor between 1 - 4.7 KΩ to 3.3 V_{AUX}.
14. The first processor requires a 1 KΩ pull-up resistor to V_{IO}; combine with system reset and wire to reset the TPM device. For additional processors or an unused TPM, tie off with a 2 KΩ pull-up to V_{IO}.
15. The first processor requires a pull-up resistor ≤1 KΩ to V_{IO}; wire to the TPM interrupt logic. Note that the actual value of the pull-up might be system-application dependent. For additional processors or an unused TPM, tie off with a 1 KΩ pull-down to GND.



Table 5-14. Miscellaneous Signals (Sheet 2 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Pin Count	Type	Notes
PV_SEEPROM1_P0_P_PIN_I2C_SCL_B	SEEPROM 1 I2C Serial Clock	Misc	VSB0_3P30	OD	1	BiDi	10
PV_SEEPROM2_P0_B_PIN_I2C_SDA_B	SEEPROM 2 I2C Serial Data	Misc	VSB0_3P30	OD	BiDi	1	10
PV_SEEPROM2_P0_P_PIN_I2C_SCL_B	SEEPROM 2 I2C Serial Clock	Misc	VSB0_3P30	OD	BiDi	1	10
PV_SEEPROM3_P0_B_PIN_I2C_SDA_B	SEEPROM 3 I2C Serial Data	Misc	VSB0_3P30	OD	1	BiDi	10
PV_SEEPROM3_P0_P_PIN_I2C_SCL_B	SEEPROM 3 I2C Serial Clock	Misc	VSB0_3P30	OD	1	BiDi	10
TS_DTSNPU_P0_P_PIN_TEST_OUT	Digital Thermal Sensor Analog Output	Misc	VDN	Analog	1		12
TS_EFUSE_PIN_P_P0_FSOURCE	Module Test Efuse Source	Misc	Analog	Analog	1	Rec	11
TS_NESTLCPLL_P0_P_PIN_ATST	Nest LC Analog Test	Misc	Analog		1		2
TS_NESTLCPLL_P0_P_PIN_HFC_N	Nest LC PLL High Frequency Characterization	Misc	VIO		1		2
TS_NESTLCPLL_P0_P_PIN_HFC_P	Nest LC PLL High Frequency Characterization	Misc	VIO		1		2
TS_OCC_PIN_P_P0_ALERT_B	OCC Alert Input	Misc	VSB0_3P30		1		13
TS_TST_PIN_P_P0_FORCE_PWR_ON	Force Power On	Misc	VIO	CMOS	1	Rec	11
TS_TST_PIN_P_P0_LSSD_TE	LSSD Test Enable	Misc	VSB_1P10	CMOS	1	Rec	11
PV TPM_P0_P_PIN_RESET	TPM Reset Output	TPM	VIO	CMOS	1	Drv	14
PV TPM_PIN_P_P0_INT	TPM Interrupt Input	TPM	VIO	CMOS	1	Rec	15

1. For the Master processor, tie to GND. For additional processors: tie to GND if the processor will always be there or to the BMC for presence detection.
2. Do not connect to anything (N/C).
3. If used, pull up to 3.3 V_{AUX} with a 3.3 KΩ resistor. If not used, tie to GND with a 49.9 Ω resistor.
4. IBM suggests using GPIO1 for GPU power braking.
5. Unused. Tie off with a nopopped 49.9 Ω pull-up to 1.1 V_{AUX} and a populated 49.9 Ω pull-down to GND.
6. Unused. Tie off with a nopopped 3.3 KΩ pull-up to 3.3 V_{AUX} and a populated 49.9 Ω pull-down to GND.
7. For a single-socket system or the first processor of a two-socket system, tie to GND through a 49.9 Ω resistor (this indicates the Master processor). For the second processor, tie to 1.1 V_{AUX} through a 49.9 Ω resistor (this indicates the Slave processor).
8. This signal has a 1 KΩ internal pull-up resistor; add a nopopped 10 KΩ pull-up resistor to 1.1 V_{AUX} on board. IBM recommends a 1 nF - 10 nF capacitor to GND for noise dampening.
9. Requires a 1.2 KΩ pull-up to 1.1 V_{AUX} or must always be actively driven (like an AUC17 gate). IBM recommends a 1 nF capacitor to GND for noise dampening.
10. This signal has an internal pull-up; N/C on the planar.
11. Tie off with a pull down to GND through a 49.9 Ω resistor.
12. Digital thermal sensor analog test output. This pin is used for debug only; leave as N/C on the system board.
13. Throttle signal, active low. This pin can be asserted through hardware in the case of an emergency power down to tell the OCC to go to the power state defined for N mode. Validate the throttle pin use case with your IBM AE. Created from power supply PGOOD signals. Connect using a 1 KΩ series resistor at the processor; also connect to the BMC. No pull-up is required if this signal is always actively driven. Otherwise, pull up with a resistor between 1 - 5 KΩ to 3.3 V_{AUX}. If not using this signal, tie off with a resistor between 1 - 4.7 KΩ to 3.3 V_{AUX}.
14. The first processor requires a 1 KΩ pull-up resistor to V_{IO}; combine with system reset and wire to reset the TPM device. For additional processors or an unused TPM, tie off with a 2 KΩ pull-up to V_{IO}.
15. The first processor requires a pull-up resistor ≤1 KΩ to V_{IO}; wire to the TPM interrupt logic. Note that the actual value of the pull-up might be system-application dependent. For additional processors or an unused TPM, tie off with a 1 KΩ pull-down to GND.



5.2.13 Test Signals

Table 5-15 lists the test signals.

Table 5-15. Test Signals (Sheet 1 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
TS_CACHE0001_P0_P_PIN_VDD_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_CACHE0203_P0_P_PIN_GSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_CACHE0203_P0_P_PIN_VCS_VSENSE		Char	Analog			1	1
TS_CLK_P0_P_PIN_PROBE0_N	Characterization Probe 0 Output Negative	Char	VIO			1	1
TS_CLK_P0_P_PIN_PROBE0_P	Characterization Probe 0 Output Positive	Char	VIO			1	1
TS_CLK_P0_P_PIN_PROBE1_N	Characterization Probe 1 Output Negative	Char	VIO			1	1
TS_CLK_P0_P_PIN_PROBE1_P	Characterization Probe 1 Output Positive	Char	VIO			1	1
TS_EQ0_P0_P_PIN_GSENSE		Char	Analog			1	1
TS_EQ0_P0_P_PIN_VDDIN_VSENSE		Char	Analog			1	1
TS_EQ1_P0_P_PIN_VCSIN_VSENSE		Char	Analog			1	1
TS_EQALL_P0_P_PIN_AMUX_GSENSE		Char	Analog			1	1
TS_EQALL_P0_P_PIN_AMUX_VSENSE		Char	Analog			1	1
TS_EX00C0_P0_P_PIN_GSENSE		Char	Analog			1	1
TS_EX00C0_P0_P_PIN_VSENSE		Char	Analog			1	1
TS_EX00C1_P0_P_PIN_GSENSE		Char	Analog			1	1
TS_EX00C1_P0_P_PIN_VSENSE		Char	Analog			1	1
TS_EX01C0_P0_P_PIN_GSENSE		Char	Analog			1	1
TS_EX01C0_P0_P_PIN_VSENSE		Char	Analog			1	1
TS_EX01C1_P0_P_PIN_GSENSE		Char	Analog			1	1
TS_EX01C1_P0_P_PIN_VSENSE		Char	Analog			1	1
TS_EX0203_P0_P_PIN_L3_GSENSE		Char	Analog			1	1
TS_EX0203_P0_P_PIN_VBL_VSENSE		Char	Analog			1	2
TS_EX0203_P0_P_PIN_VPP_VSENSE		Char	Analog			1	2
TS_EX0203_P0_P_PIN_VWL_VSENSE		Char	Analog			1	1
TS_PRV_P0_P_PIN_PROBE2	Characterization Probe 2 Output	Char	VSB_1P10	CMOS	Drv	1	1
TS_PRV_P0_P_PIN_PROBE3	Characterization Probe 3 Output	Char	VSB_1P10	CMOS	Drv	1	1
1. Connect to debug connector as shown in the CRB. 2. Unused, N/C.							



Table 5-15. Test Signals (Sheet 2 of 2)

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
TS_PRV_P0_P_PIN_PROBE4	Characterization Probe 4 Output	Char	VSB_1P10	CMOS	Drv	1	1
TS_VCS_P0_P_PIN_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDDR0_P0_P_PIN_GSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDDR0_P0_P_PIN_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDDR6_P0_P_PIN_GSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDDR6_P0_P_PIN_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDN_P0_P_PIN_GSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VDN_P0_P_PIN_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VIO0_P0_P_PIN_GSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1
TS_VIO0_P0_P_PIN_VSENSE	Internal Kelvin Monitors for Characterization Connector	Char	Analog			1	1

1. Connect to debug connector as shown in the CRB.
2. Unused, N/C.



5.2.14 Thermal Diode and Monitor Signals

Table 5-16 lists the thermal diode and monitor signals.

Table 5-16. Thermal Diode and Monitor Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
TS_EX05_P0_P_PIN_TDIODE_A	Core 05 Thermal Diode Anode	Thermal Diode	Analog			1	1
TS_EX05_P0_P_PIN_TDIODE_C	Core 05 Thermal Diode Cathode	Thermal Diode	Analog			1	1
TS_EX06_P0_P_PIN_TDIODE_A	Core 06 Thermal Diode Anode	Thermal Diode	Analog			1	1
TS_EX06_P0_P_PIN_TDIODE_C	Core 06 Thermal Diode Cathode	Thermal Diode	Analog			1	1
1. Do not connect.							

5.2.15 Regulator Sense Signals

Table 5-16 lists the regulator sense signals.

Table 5-17. Regulator Sense Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
VCS_CHIP_GSENSE	Regulator GND Sense Point on Socket for VCS	Regulator Sense				1	1
VCS_CHIP_VSENSE	Regulator Positive Sense Point on Socket for VCS	Regulator Sense				1	2
VDD_CHIP_GSENSE	Regulator GND Sense Point on Socket for VDD	Regulator Sense				1	3
VDD_CHIP_VSENSE	Regulator Positive Sense Point on Socket for VDD	Regulator Sense				1	4
VDN_CHIP_GSENSE	Regulator GND Sense Point on Socket for VDN	Regulator Sense				1	5
VDN_CHIP_VSENSE	Regulator Positive Sense Point on Socket for VDN	Regulator Sense				1	6
1. Negative sense point for VCS regulator. 2. Positive sense point for VCS regulator. 3. Negative sense for VDD regulator. 4. Positive sense for VDD regulator. 5. Negative sense for VDN regulator. 6. Positive sense for VDN regulator.							



5.2.16 PSI Signals

Table 5-18 lists the PSI signals.

Table 5-18. *PSI Signals*

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_PSI_P0_P_PIN_CLK_N	PSI Clock Output	PSI	VIO	EI4	DrvDiff	1	1
PV_PSI_P0_P_PIN_CLK_P	PSI Clock Output	PSI	VIO	EI4	DrvDiff	1	1
PV_PSI_P0_P_PIN_DAT	PSI Data Output	PSI	VIO	EI4	Drive	1	1
PV_PSI_PIN_P_P0_CLK_N	PSI Clock Input	PSI	VIO	EI4	RecDiff	1	1
PV_PSI_PIN_P_P0_CLK_P	PSI Clock Input	PSI	VIO	EI4	RecDiff	1	1
PV_PSI_PIN_P_P0_DAT	PSI Data Input	PSI	VIO	EI4	Rec	1	1

1. Do not connect on BMC-based designs.

5.2.17 BEOL Sense Signals

Table 5-19 lists the BEOL sense signals.

Table 5-19. *BEOL Sense Signals*

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	Notes
PV_PRV_PIN_P_P0_BSENSE0	BEOL Sense 0	BEOL Sense	VIO	CMOS	Rec	1	1
PV_PRV_PIN_P_P0_BSENSE1	BEOL Sense 1	BEOL Sense	VIO	CMOS	Rec	1	1
PV_PRV_PIN_P_P0_BSENSE2	BEOL Sense 2	BEOL Sense	VIO	CMOS	Rec	1	1
PV_PRV_PIN_P_P0_BSENSE3	BEOL Sense 3	BEOL Sense	VIO	CMOS	Rec	1	1

1. Connect directly to GND on the board.



5.2.18 25G Link Signals

Table 5-20 lists the 25G Link signals.

Table 5-20. 25G Link Signals

Signal	Description	Interface	I/O Voltage Domain	Family	Type	Pin Count	
NV_NV0_P0_P_PIN_DAT_[0:10, 13:23]_N	25G Link 0 Data Output N	25G Link	VIO		DrvDiff	22	
NV_NV0_P0_P_PIN_DAT_[0:10, 13:23]_P	25G Link 0 Data Output P	25G Link	VIO		DrvDiff	22	
NV_NV0_PIN_P_P0_DAT_[0:10, 13:23]_N	25G Link 0 Data Input N	25G Link	VIO		RecDiff	22	
NV_NV0_PIN_P_P0_DAT_[0:10, 13:23]_P	25G Link 0 Data Input P	25G Link	VIO		RecDiff	22	
PV_NV0_P0_P_PIN_REFCLK_N	25G Link Reference Clock Output	25G Link	VIO		DrvDiff	1	1
PV_NV0_P0_P_PIN_REFCLK_P	25G Link Reference Clock Output	25G Link	VIO		DrvDiff		1
PV_NV0_P0_P_PIN_TERMREF_N	25G Link Terminal Reference Negative	25G Link	Analog	Analog	AnalogI _n	1	2
PV_NV0_P0_P_PIN_TERMREF_P	25G Link Terminal Reference Positive	25G Link	Analog	Analog	AnalogI _n	1	2
PV_NV1_P0_P_PIN_REFCLK_N	25G Link 1 Reference Clock Output	25G Link	VIO		DrvDiff	1	1
PV_NV1_P0_P_PIN_REFCLK_P	25G Link 1 Reference Clock Output	25G Link	VIO		DrvDiff	1	1
TS_NV0_P0_P_PIN_ATST	25G Link 0 Analog Test	25G Link	Analog	Analog		1	3
TS_NV0_P0_P_PIN_HFC_N	25G Link 0 High Frequency Characterization	25G Link	VIO			1	3
TS_NV0_P0_P_PIN_HFC_P	25G Link 0 High Frequency Characterization	25G Link	VIO			1	3
NV0A_P0_B_PIN_INT_RESET_B	25G Link Interrupt and Reset	Misc				1	4, 5
NV0B_P0_B_PIN_INT_RESET_B	25G Link Interrupt and Reset	Misc				1	4, 5

1. Requires a 49.9 Ω pull-down resistor on each leg.
 2. Requires a 169 Ω, 0.1% resistor between the P and N legs.
 3. Unused, N/C.
 4. When using the 25G Link interface to connect to an I/O drawer with a cable, use a 49.9 Ω pull-down to GND and a no-popped 1 KΩ pull-up to 3.3 V_{AUX}. When connecting directly to a GPU on a system board, these signals are not used; tie off with a 49.9 Ω pull-down to GND.
 5. OpenCAPI function.



6. Electrical Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the POWER9 processor.

6.1 Frequency Domains

Table 6-1 lists the POWER9 chip frequency domains and scan frequency domains.

Table 6-1. POWER9 Frequency Domains (Sheet 1 of 2)

Region	IP	Ship Frequency	Maximum Frequency	Minimum Frequency	Supply Type	Notes
Core/L2	Core, L2	Varied	4.2 GHz	1.2 GHz (200 MHz)	Adaptive, Dynamic	
Chiplet	L3, NCU	Varied	2.1 GHz	1.2 GHz (200 MHz)	Adaptive, Dynamic	
Nest Logic	Nest	2.0 GHz	2.4 GHz	1.6 GHz	Adaptive, Static	1
MCA DDR Logic	DDR	2.667 GHz	2.667 GHz	1.866 GHz	Adaptive, Static	2
		1.866 GHz	2.400 GHz	1.866 GHz		3
MCIO DDR	DDR	1.33 GHz	1.33 GHz	0.8 GHz	Adaptive, Static (V_{DN})	
MCIO DDR	DDR	1.33 GHz	1.33 GHz	0.8 GHz	Adaptive, Static (V_{DN})	
X Logic Async	X0 - 5	2.0 GHz	2.0 GHz	2.0 GHz	Adaptive, Static	
XIO PHY	X0 - 5	8.0 GHz	8.0 GHz	8.0 GHz	Fixed (V_{IO})	
Opt 25G Link Logic	Optics	1.611 GHz	1.611 GHz	1.2 GHz	Adaptive, Static	
Optics PHY	Optics	12.89 GHz	12.89 GHz	6.25 GHz	Fixed (V_{IO})	
OPTREF	Optics	156.25 MHz	156.25 MHz	133.33 MHz	Adaptive, Static	
PCIe	PCIe	2.0 GHz	2.0 GHz	2.0 GHz	Adaptive, Static	
PCI PHY	PCI	16/8/5.5/2.5 GHz	16/8/5.5/2.5 GHz	16/8/5.5/2.5 GHz	Fixed (V_{IO})	
PCIREF	PCI	100 MHz	100 MHz	100 MHz	Fixed (V_{DN})	
ESL	FSI	166 MHz	166 MHz	1 KHz	Fixed (V_{SB})	

1. A nest frequency of 1.6 GHz limits the maximum DRAM frequency to 2400 MHz.
2. Memory is asynchronous to the nest.
3. Memory is synchronous with the nest.



Table 6-1. POWER9 Frequency Domains (Sheet 2 of 2)

Region	IP	Ship Frequency	Maximum Frequency	Minimum Frequency	Supply Type	Notes
JTAG	JTAG macro	50 MHz	50 MHz	50 MHz	Fixed (V_{IO})	
JTAG TCK	DDR / PCIe	50 MHz	50 MHz	50 MHz	Adaptive, Static (V_{DN})	
LPC	Perv	33 MHz	33 MHz	33 MHz	Adaptive, Static	
1. A nest frequency of 1.6 GHz limits the maximum DRAM frequency to 2400 MHz. 2. Memory is asynchronous to the nest. 3. Memory is synchronous with the nest.						

6.2 DC Electrical Characteristics

Table 6-2 through Table 6-7 on page 65 provide the V_{DD} , V_{CS} , V_{DN} , V_{IO} , AV_{DD}/DV_{DD} , and V_{DDR} voltage requirements for the POWER9 processor.

Table 6-2. POWER9 Processor V_{DD} (Core) Voltage Requirements

DC Voltage ¹	Maximum	1.155 V			Specifies the DC voltage range at the remote sense pin.			
	Boot Voltage	1.0 V						
	Minimum	0.6 V						
AC Voltage	Maximum	1.2		Duration must not exceed 20 μ s at a time.				
Load Line	200 - 300 μ Ω			The value, 254 μ Ω , is highly recommended to minimize system characterization and software coding.				
Regulation Set-Point Tolerance	\pm 5.0 mV			Based on the VID table for 5 mV settings.				
Dynamic VID Slew Rate	\pm 10.0 mV/ μ s			Deviations must be reviewed by IBM.				
AC Noise (any source)	\pm 9% at remote sense pin			AC noise budget contains an allowable regulation ripple and transient load-step/release response.				
Maximum Current Load	225 W	272 A (TDC)	302 A (RDC)	360 A (Boost) ²	TDC, RDC, and boost values.			
	190 W	207 A (TDC)	230 A (RDC)	276 A (Boost) ²				
	160 W	170 A (TDC)	190 A (RDC)	228 A (Boost) ²				
Minimum Current Load	2 A							
1. Voltage ID (VID) is set via the AVSBus using OCC code. 2. Boost current sustained for \leq 4 ms at 5% duty cycle. 3. Both idle-to-TDP and idle-to-RDP assume boost is enabled.								



Table 6-2. POWER9 Processor V_{DD} (Core) Voltage Requirements

Current Load Step ³	225 W	219 A 263 A	Idle to <u>TDP</u> . Idle to <u>RDP</u> to boost peak current.
	190 W	184 A 220 A	Idle to TDP. Idle to RDP to boost peak current.
	160 W	140 A 168 A	Idle to TDP. Idle to RDP to boost peak current.
Load Step Slew Rate	400 A/ μ s		Slew rate as seen by the socket for the purpose of power validation testing.
Remote Sense Required?	Yes		
<ol style="list-style-type: none">1. Voltage ID (VID) is set via the AVSBus using <u>OCC</u> code.2. Boost current sustained for ≤ 4 ms at 5% duty cycle.3. Both idle-to-TDP and idle-to-RDP assume boost is enabled.			

Table 6-3. POWER9 Processor V_{CS} (Cache) Voltage Requirements

DC Voltage ¹	Maximum	1.155 V	Specifies the DC voltage range at the remote sense pin.
	Boot Voltage	1.03 V	
	Minimum	0.96 V	
Load Line	0 - 300 μ Ω		A 0 μ Ω value is highly recommended to minimize system characterization and software coding.
Regulation Set-Point Tolerance	± 5.0 mV		
AC Noise (any source)	$\pm 4\%$		AC noise budget contains an allowable regulation ripple and transient load-step/release response.
Maximum Current Load	18 A (TDC)	20 A (RDC)	
Minimum Current Load	0 A		
Current Load Step	12 A		
Load Step Slew Rate	30 A/ μ s		
Remote Sense Required?	Yes		
1. Voltage is set via the AVSBus. It is recommended to use a second loop from the V_{DD} or V_{DN} regulator.			




Table 6-4. POWER9 Processor V_{DN} Voltage Requirements

DC Voltage ¹	Maximum	1.155 V	Specifies the DC voltage range at the remote sense pin.	
	Boot Voltage	0.9 V		
	Minimum Voltage	0.65 V		
Regulation Set-Point Tolerance	± 5 mV			
Dynamic VID Slew Rate	± 10 mV/ μ s			
AC Noise (any source)	$\pm 3.0\%$		AC noise budget contains an allowable regulation ripple.	
Maximum Current Load	64 A (TDC)	72 A (RDC)		
Minimum Current Load	10 A			
Current Load Step	25 A			
Load Step Slew Rate	100 A/ μ s			
Remote Sense Required?	Yes			

1. Voltage set via the AVSBus.

Table 6-5. POWER9 Processor V_{IO} Voltage Requirements

DC Voltage	1.10 V	Measured at the socket interface pin.
Regulation Set-Point Tolerance	$\pm 2.0\%$	Not to exceed the C4 maximum of 1.155 V.
AC Noise (any source)	$\pm 5.0\%$	AC noise budget contains an allowable regulation ripple and transient load-step/release response. Note: Measured at the socket interface pins.
Maximum Current Load	30 A	All part numbers
Current Load Step	7 A	
Load Step Slew Rate	30 A/ μ s	
Remote Sense Required?	Yes	Remote sense is required but socket pins are not dedicated to this voltage rail. The designer must ensure that the regulator DC voltage \pm regulation setpoint tolerance is maintained at the socket interface pins.

Table 6-6. POWER9 Processor AV_{DD}/DV_{DD} Voltage Requirements

DC Voltage	1.5 V	
Regulation Set-Point Tolerance	$\pm 2\%$	
AC Noise (any source)	$\pm 8\%$	AC noise budget contains an allowable regulation ripple and transient load-step/release response. Note: Measured at the socket interface pins.
Maximum Current Load	2.0 A	Note: This is the total current for both AV_{DD} and DV_{DD} .
Maximum I_{AVDD}	1.0 A	
Maximum I_{DVDD}	1.0 A	
Current Load Step	0.1 A	
Load Step Slew Rate	1 A/ μ s	



Table 6-7. POWER9 DDR4 Voltage Requirements

DC Voltage	1.2 V	
Regulation Set-Point Tolerance	$\pm 0.5\%$	
DC and AC Noise (any source)	$\pm 5\%$	Required at each load by the JEDEC specification.
Maximum Current Load	13 A	Per V_{DDR} domain (two per processor socket, four ports per side).
	26 A	Total per socket.
Current Load Step	5 A	
Load Step Slew Rate	30 A/ μ s	

6.3 General System Voltage Requirements

Table 6-8 and *Table 6-9* show the voltages expected to be supplied to various loads around the system. These voltages can be shared with other devices in the system as long as the DC and AC levels are met at the processor.

Table 6-8. 1.1 V_{SB} : Standby/Auxiliary

DC Voltage	1.1 V	
Regulation Set-Point Tolerance	$\pm 1\%$	
AC Noise (any source)	$\pm 3.0\%$	AC noise budget contains an allowable regulation ripple and transient load-step/release response.
Maximum Current Load (Processor)	0.5 A	
Load Step Slew Rate	1 A/ μ s	

Table 6-9. 3.3 V_{SB} : Standby/Auxiliary

DC Voltage	3.3 V	
Regulation Set-Point Tolerance	$\pm 1.5\%$	
AC Noise (any source)	$\pm 4.5\%$	AC noise budget contains an allowable regulation ripple and transient load-step/release response.
Maximum Current Load (processor)	0.1 A	
Load Step Slew Rate	1 A/ μ s	

6.3.1 Power and Frequencies

The maximum socket power shown in *Table 6-10* on page 66 represents the power consumed under maximum workload conditions with all cores active and in any allowed environmental condition (ambient temperature or altitude). It is possible to exceed this maximum power with a contrived power virus workload that toggles transistors in the processor on and off, but does not do any real work. This virus-like code can cause the processor to exceed the maximum power for a thermally-significant period of time. Consequently, the thermal subsystem must be designed such that the T_J (maximum) can be maintained while dissipating that maximum power and while under all specified environmental conditions. If T_J cannot be maintained as previously described, the frequency is reduced by the on-chip controller (OCC) to below base frequency and errors are surfaced to the user.

Additionally, the OCC takes advantage of inactive cores, lower-power consuming workloads, and favorable environmental conditions to allow the frequency to be increased above base frequency up to the boost frequency. The maximum socket power remains the same³, but the frequency is increased to take advantage of the available power headroom. Note that the actual frequency is still selected by Linux based on the governor and that the OCC only sets the maximum frequency that is allowed.

Figure 6-1 on page 66 shows an example of frequency ranges and various governor settings.

Figure 6-1. Workloads and Frequencies




Table 6-10 lists the power and frequencies for the POWER9 LaGrange SCM part numbers.

Table 6-10. Power, Frequencies, and Junction Temperature¹

Part Number	Active Cores	Maximum SMT Mode	Nest Frequency (GHz)	Boost Frequency (GHz)	Base Frequency (GHz)	Maximum Socket Power (W)	L3 Cache (MB)	T _J Maximum (°C)
02CY069	22	SMT4	2.00	3.80 ²	2.90	225 W	110	85
02CY254	20	SMT4	2.00	3.80 ²	2.90	225 W	100	85
02CY249	16	SMT4	2.00	3.80 ²	3.40	225 W	80	85
02CY057	18	SMT4	2.00	3.80 ²	2.80	190 W	90	85

1. Values in this table are pending hardware qualification and are subject to change.
2. Indicates the maximum frequency achievable under favorable environmental conditions, low workloads, and low-active core counts.

3. During boost conditions, a change in workload can cause a momentary spike in power that can exceed the socket power limit for a period no longer than 4 ms at a 5% duty cycle. To support boost frequency, the system and regulator should be designed with these conditions in mind.

6.3.2 Miscellaneous Signals

See the *I²C Bus Specification (version 2.1)* for DC electrical details of the I²C bus.

Table 6-11. I²C DC Voltage

DC Voltage	Description
I ² C Voltage	3.3 V V _{DD}
V _{IH}	V _{DD} × 0.7 = 2.3 V
V _{IL}	V _{DD} × 0.3 = 0.99 V

See the *PCI Local Bus Specification (Revision 3.0)* for DC electrical details for the LPC bus.

6.4 AC Electrical Characteristics

This section provides the preliminary AC electrical characteristics for the POWER9 processor. After fabrication, parts are sorted by maximum processor core frequency and tested for conformance to the AC specifications for that frequency.

6.4.1 Clock AC Specifications

System reference clocks are 133.33 MHz and use host clock signal level (HCSL) differential levels, which are the same as the PCIe standard levels. The POWER9 processor defaults to no internal termination on the reference clock inputs. Care must be taken to ensure that the clocks are properly terminated.

Spread spectrum is only allowed on the system reference clocks. It is limited to a spread percentage of 0.5% in the downward direction, which is the specified maximum allowed by the DRAMs and PCIe.

The PCIe reference clocks are 100.0 MHz and use HCSL differential levels, which are the same as the PCIe standard levels. The POWER9 processor defaults to no internal termination on the reference clock inputs. Care must be taken to ensure that the clocks are properly terminated. The POWER9 processor chip can be configured to allow the system reference clock to be used to generate the PCIe reference clocks if spread spectrum on the PCIe interfaces is required.

The LPC clock to the processor is a 33.33 MHz single-ended CMOS with an MPUL of 1.1 V. The IBM system has a resistor divider network on the board to support this. The reference clock skew specification for LPC is 2.0 ns.

Figure 6-2 shows the differential HCSL reference clock waveforms.

Figure 6-2. Differential (HCSL) Reference Clock Waveform (System and PCIe)




Table 6-12. Differential Reference Clock DC and AC Specification (Sheet 1 of 2)

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
V_{OL}	Output low voltage	-0.10	0.0	0.1	V	1
V_{OH}	Output high voltage	0.50	0.70	0.90	V	1
V_{SWING}	Voltage swing	0.50	0.70	1.0	V	1
V_{CROSS}	Absolute crossing point (common mode voltage)	250	350	500	mV	1, 2, 3
$V_{CROSS\ Delta}$	Maximum variation in common mode voltage	—	—	100	mV	1, 2, 4
V_{MAX}	Absolute maximum voltage	—	—	1.15	V	1, 5
V_{MIN}	Absolute minimum voltage	-0.20	—	—	V	1, 6

1. Measurement taken from a single-ended waveform (see Table 6-2 on page 68).
2. Measured at the crossing point where the instantaneous voltage value of the rising edge of REFCLK_P equals the falling edge of REFCLK_N (see Figure 6-3 on page 69).
3. Refers to the total variation from the lowest crossing point to the highest crossing point, regardless of which edges are crossing. Refers to all crossing points for this measurement (see Figure 6-3 on page 69).
4. Defined as the total variation of all crossing voltages of rising REFCLK_P and falling REFCLK_N. This is the maximum allowed variance in V_{CROSS} for any system (see Figure 6-4 on page 70).
5. Defined as the maximum instantaneous voltage including overshoot (see Figure 6-3 on page 69).
6. Defined as the minimum instantaneous voltage including overshoot (see Figure 6-3 on page 69).
7. Measurement taken from a differential waveform (see Figure 6-2 on page 68).
8. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK_P - REFCLK_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing (see Figure 6-6 on page 70).
9. T_{STABLE} is the time that the differential clock must maintain a minimum ± 150 mV differential voltage after the rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100$ mV differential range (see Figure 6-7 on page 71).
10. Defined as the average period. This includes crystal PPM and spread spectrum.
11. Defined as the frequency accuracy specification of the crystal that is used to generate the reference clock (typically less than 100 PPM).
12. PPM refers to parts per million and is a DC absolute period accuracy specification. One PPM is 1/1,000,000 of the clock frequency. The period is measured with a frequency counter with the measurement window set to 100 ms or greater. For systems that use spread-spectrum clocking, there is an additional 2500 PPM average shift in the maximum period resulting from a 0.5% down spread.


Table 6-12. Differential Reference Clock DC and AC Specification (Sheet 2 of 2)

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
V_{OL} (Diff)	Output low voltage	-0.5	-0.7	-0.9	V	7
V_{OH} (Diff)	Output high voltage	0.50	0.70	0.90	V	7
V_{SWING} (Diff)	Voltage swing (differential)	1.0	1.4	1.8	V	7
T_R, T_F (Diff)	Rising and falling edge rates (differential)	1.0	2.0	4.0	V/ns	7, 8
V_{RB}	Ringback voltage margin	-100	—	100	mV	7, 9
T_{STABLE}	Time before V_{RB} is allowed	500	—	—	ps	7, 9
Duty Cycle	Duty cycle	45	—	55	%	7
T Period Average	Average clock period accuracy	50	—	2550	PPM	7, 10, 11, 12

1. Measurement taken from a single-ended waveform (see *Table 6-2* on page 68).
2. Measured at the crossing point where the instantaneous voltage value of the rising edge of REFCLK_P equals the falling edge of REFCLK_N (see *Figure 6-3* on page 69).
3. Refers to the total variation from the lowest crossing point to the highest crossing point, regardless of which edges are crossing. Refers to all crossing points for this measurement (see *Figure 6-3* on page 69).
4. Defined as the total variation of all crossing voltages of rising REFCLK_P and falling REFCLK_N. This is the maximum allowed variance in V_{CROSS} for any system (see *Figure 6-4* on page 70).
5. Defined as the maximum instantaneous voltage including overshoot (see *Figure 6-3* on page 69).
6. Defined as the minimum instantaneous voltage including overshoot (see *Figure 6-3* on page 69).
7. Measurement taken from a differential waveform (see *Figure 6-2* on page 68).
8. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK_P - REFCLK_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing (see *Figure 6-6* on page 70).
9. T_{STABLE} is the time that the differential clock must maintain a minimum ± 150 mV differential voltage after the rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100$ mV differential range (see *Figure 6-7* on page 71).
10. Defined as the average period. This includes crystal PPM and spread spectrum.
11. Defined as the frequency accuracy specification of the crystal that is used to generate the reference clock (typically less than 100 PPM).
12. PPM refers to parts per million and is a DC absolute period accuracy specification. One PPM is 1/1,000,000 of the clock frequency. The period is measured with a frequency counter with the measurement window set to 100 ms or greater. For systems that use spread-spectrum clocking, there is an additional 2500 PPM average shift in the maximum period resulting from a 0.5% down spread.

Figure 6-3 shows the single-ended measurement points for absolute cross points and swing.

Figure 6-3. Single-Ended Measurement Points for Absolute Cross Points and Swing



6.4.2 Differential Reference Clock Measurements

Figure 6-4 shows the single-ended measurement points for the delta cross point.

Figure 6-4. Single-Ended Measurement Points for Delta Cross Point




Figure 6-5 shows the differential measurement points for the duty cycle and period.

Figure 6-5. Differential Measurement Points for Duty Cycle and Period




Figure 6-6 shows the differential measurement points for the rise and fall times.

Figure 6-6. Differential Measurement Points for Rise and Fall Times




Figure 6-7 shows the differential measurement points for ringback.

Figure 6-7. Differential Measurement Points for Ringback




Table 6-13 lists general DC and AC specifications.

Table 6-13. DC and AC Specifications

Parameter	Symbol	Test Condition	Minimum	Typical	Maximum	Units	Notes
Output Voltage	V _{OL}	Output low voltage	–	0	0.2	V	1
	V _{OH}	Output high voltage	0.8	1.0	1.15	V	1
	V _{SWING}	Peak-peak, single-ended swing	0.8	1.0	1.15	V	1, 2
Rise and Fall Times	T _R , T _F	20% - 80%	–	1.5	3.0	ns	1, 3
Duty Cycle	DC	Measured at V _{SWING} /2	45	–	55	%	1, 2, 4
Clock Period	T _{AVG}	Clock period accuracy	-50	–	+50	PPM	1, 2, 4, 5

1. Measurements taken from a single-ended waveform (see *Figure 6-8* on page 72).
2. Voltage swing is equal to V_{OH} - V_{OL} (see *Figure 6-8* on page 72).
3. Rise and fall time measurements taken between 20% and 80% of V_{OH} and V_{OL} (see *Figure 6-8* on page 72).
4. Measurements taken at a voltage equal to V_{SWING}/2 (see *Figure 6-9* on page 72).
5. PPM refers to parts per million and is a DC absolute period accuracy specification. It includes only the accuracy of the crystal that is used to generate the clock because spread spectrum is not enabled. The period is to be measured with a frequency counter with the measurement window set to 100 ms or greater.

Figure 6-8 shows the single-ended processor reference clocks and highlights the voltage and transition time measurement points.

Figure 6-8. Single-Ended Processor Reference Clocks (Voltage and Transition Time Measurement Points)





Figure 6-9 shows the single-ended processor reference clocks and highlights the period and duty cycle measurement points.

Figure 6-9. Single-Ended Processor Reference Clocks (Period and Duty-Cycle Measurement Points)



6.4.3 FSI AC Specifications

Table 6-14 lists the AC specifications for the FSI bus.

Table 6-14. FSI Electrical Specification

Description	Minimum	Typical	Maximum	Units	Notes
C4 V _{MAX}			1.15	V	Maximum voltage at the chip pad.
Receiver V _{IL}			0.4 × 1.1 V _{SB}	mV	For receiver input hysteresis.
Receiver V _{IH}	0.6 × 1.1 V _{SB}			mV	For receiver input hysteresis.
1 KΩ pull-up resistance	0.75	1.0	1.25	KΩ	Pull-up resistance without leakage. If external pull-ups are used, they must be returned to V _{DOUT} and have a combined impedance not less than 1 KΩ.
1 KΩ pull-down resistance	0.75	1.0	1.25	KΩ	Pull-down resistance without leakage. If external pull-downs are used, they must have a combined impedance not less than 1 KΩ in parallel with 10 KΩ.
10 KΩ pull-down resistance	8	10	12	KΩ	Pull-up resistance without leakage.
Driver V _{OL}	-0.1 × 1.1 V _{SB}		0.2 × 1.1 V _{SB}	mV	Output pad driver levels.
Driver V _{OH}	0.8 × 1.1 V _{SB}		1.1 × 1.1 V _{SB}	mV	Output pad driver levels.
Rise/Fall time (10% - 90% of V _{DOUT} with a 2 pF load)	100	300	500	ps	

Table 6-15 lists the default settings for the internal FSI pull-up and pull-down resistors.

Table 6-15. Default FSI Settings

Function	SCM Pin	Pull-Up Internal Value	Pull-Down Internal Value
FSI0 Clock	CG43	–	1 KΩ
FSI0 Data	CF44	1 KΩ	–
FSI Master CP 1 Clock	CE41	–	–
FSI Master CP 1 Data	CF40	–	10 KΩ

6.4.4 SPI AC Specifications

Table 6-16 list the AC specifications for the SPI bus.

Table 6-16. SPI AC Specification

Description	Minimum	Typical	Maximum	Units	Notes
C4 V _{MAX}			3.3 V	V	Maximum voltage at the chip pad.
Receiver V _{IL}			0.3 × 3.3 V _{SB}	mV	For receiver input hysteresis.
Receiver V _{IH}	0.7 × 3.3 V _{SB}			mV	For receiver input hysteresis.
1 KΩ Pull-up Resistance	1	1.25	1.5	KΩ	Pull-up resistance without leakage. If external pull ups are used, they must be returned to V _{DOUT} and have a combined impedance not less than 1 KΩ.
1 KΩ Pull-down Resistance	1	1.25	1.5	KΩ	Pull-down resistance without leakage. If external pull downs are used, they have a combined impedance not less than 1 KΩ in parallel with 10 KΩ.
10 KΩ Pull-down Resistance	10	12.5	15	KΩ	Pull-up resistance without leakage.
Driver V _{OL}	-0.1 × 3.3 V _{SB}		0.2 × 3.3 V _{SB}	mV	Output pad driver levels.
Driver V _{OH}	0.8 × 3.3 V _{SB}		1.1 × 3.3 V _{SB}	mV	Output pad driver levels.
Rise/Fall Time (10% - 90% of V _{DOUT} with a 2 pF load)	100	300	500	ps	

Table 6-17 lists the default settings for the internal SPI pull-up and pull-down resistors.

Table 6-17. Default SPI Settings

Function	Signal Name	SCM Pin	Pull-Up Internal Value	Pull-Down Internal Value	Notes
SPIPSS_MOSI	PV_APSS_P0_P_PIN_MOSI	CK36	–	10 KΩ	
SPIPSS_MISO	PV_APSS_PIN_P_P0_MISO	CG37		10 KΩ	
SPIPSS_SCLK	PV_APSS_P0_P_PIN_SCLK	CD38		10 KΩ	1
SPIPSS_CS0	PV_APSS_P0_P_PIN_CS0	CE37	1 KΩ	–	
SPIPSS_CS1	PV_APSS_P0_P_PIN_CS1	CJ37	1 KΩ	–	

1. For the PV_APSS_P0_P_PIN_SCLK pin, the minimum clock frequency is 1 MHz and maximum clock frequency is 10 MHz.



6.4.5 AVS AC Specifications

Table 6-18 list the AC specifications for the AVSBus.

Table 6-18. AVS AC Specification

Description	Minimum	Typical	Maximum	Units	Notes
C4 V _{MAX}			1.15	V	Maximum voltage at the chip pad.
Receiver V _{IL}			0.4 × V _{IO}	mV	For receiver input hysteresis.
Receiver V _{IH}	0.6 × V _{IO}			mV	For receiver input hysteresis.
10 KΩ Pull-Down Resistance	8	10	12	KΩ	Internal pull-down.
Driver V _{OL}	-0.1 × V _{IO}		0.2 × V _{IO}	mV	Output pad driver levels.
Driver V _{OH}	0.8 × V _{IO}		1.1 × V _{IO}	mV	Output pad driver levels.
Rise/Fall Time (10% - 90% of V _{DOUT} with a 2 pF load)	100	300	500	ps	

Table 6-19 lists the default settings for the internal AVS pull-down resistors.

Table 6-19. Default AVS Settings

Function	Signal Name	SCM Pin	Pull-Down Internal Value	Pull-Up Internal Value	Notes
AVS 0 Clock	PV_AVSO_P0_P_PIN_CLK	BP64	1 KΩ		1, 2
AVS 0 Master Data	PV_AVSO_P0_P_PIN_MDATA	BN63		1 KΩ	
AVS 0 Slave Data	PV_AVSO_PIN_P_P0_SDATA	BR63		1 KΩ	
AVS 1 Clock	PV_AVS1_P0_P_PIN_CLK	BL63	1 KΩ		1, 2
AVS 1 Master Data	PV_AVS1_P0_P_PIN_MDATA	BL65		1 KΩ	
AVS 1 Slave Data	PV_AVS1_PIN_P_P0_SDATA	BM64		1 KΩ	

1. For the PV_AVSO_P0_P_PIN_CLK pin, the minimum clock frequency is 1 MHz and the maximum clock frequency is 25 MHz.
2. For DD 2.0, the pull-down internal value is 1 KΩ.

6.4.5.1 Recommended AVSBus Topology


The AVSBus is part of the *PMBus 1.3 Specification*. See that document for more specific information. The AVSBus is a point-to-point communication interface for use with point-of-load (POL) control devices. The POWER9 processor makes use of both the Master data (MData) and Slave data (SData) connections. The Slave data connection is necessary for the OCC to get regulator telemetry. This section covers the three supported AVSBus topologies for use with the POWER9 processor.

Most AVS-compliant regulators have two regulation control loops. For both Option 1 and Option 2, the V_{DD} and V_{DN} rails should be on the first regulator control loops. V_{DD} must always be connected on AVS bus0 and V_{DN} must be connected to AVS bus1. The secondary control loop can either be V_{CS} or either V_{IO} or V_{DDR} . Option 3 is for designs that need all available regulation phases available on the controller to supply enough current for V_{DD} . In this case, V_{DN} should be on AVS bus1 and use V_{CS} on the secondary control loop. V_{IO} does not have to be connected to an AVS bus controller but should be a PMBus-compliant device. This device should be connected to the BMC.

In all options, it is highly recommended to connect the PMBus from the regulator controller to the BMC. This enables the system-management software to perform diagnostics and telemetry. It is also recommended that all voltage regulator controllers for a processor socket be on the same I²C/PMBus. A different I²C/PMBus should be used for each socket.

Figure 6-10 illustrates these regulation control loop options.

Figure 6-10. AVS-Compliant Regulator Options



7. Mechanical Specifications

This section describes the POWER9 SCM features and pin list.

7.1 Single-Chip Module

Table 7-1 describes the SCM.

Table 7-1. SCM Features

Feature	Description
Body Size	68.5 x 68.5 mm
Package Type	<u>FC PLGA</u>
Interconnect Technology	CMOS 14 nm technology Hybrid <u>LGA</u> socket 1.016 mm hexagonal LGA pitch 7-2-7 organic package construction
Buses	Eight DDR4 interfaces: <ul style="list-style-type: none">• Up to 2666 MHz with one DIMM per channel• Up to 2400 MHz for two DIMMs per channel Two X buses at 16 Gb/s Two ×16, one ×8, and one ×2 PCIe Generation 4 buses at 16 GTps Two 25G Link bricks at 25 Gbps
Power	190 W and 225 W
Package Pin Assignments	3899 total
<u>SEEPROM</u> Structure	Dual SEEPROM

7.2 Electrostatic Discharge Considerations

The POWER9 processor is electrostatic discharge (ESD) sensitive. An appropriate ESD-handling procedure must be implemented and maintained by facilities handling this component. Handle according to the [ANSI/ESD S20.20](#) or IEC 61340-5-1 standard. Packaging of this product in an ESD safe container must be maintained according to the [ANSI/ESD S541](#) or IEC 61340-5-3 standard.

Table 7-2 on page 78 will be updated after the POWER9 processor has completed an ESD stress qualification in accordance with the JEDEC specification JESD47I.



Table 7-2. ESD Stress Qualification

ESD Model	Passing Level (V)	Reference
Human Body Model	1000	JS-001 ¹
Charged Device Model (CDM)	200	JESD22-C101 ²

1. JS-001-2014 is the Joint JEDEC/ESDA Standard for Electrostatic Discharge Sensitivity Test - Human Body Model (HBM) Component Level.
2. JESD22-C101F is the Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components.

7.3 Mechanical Drawings

See the [IBM Portal for OpenPOWER](#) for the current mechanical drawings and recommended module layout.

7.4 Pinout

Table 7-3 *POWER9 LaGrange SCM Pin List* on page 79 shows the signal pins for the POWER9 LaGrange SCM by position.



Table 7-3. POWER9 LaGrange SCM Pin List

Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
A03	GND	A79	DM_DDR0_BI_DQ_64	AA73	GND
A05	DM_DDR6_BI_DQ_68	A81	GND	AA75	GND
A07	DM_DDR6_BI_DQ_69	AA01	VDDR47_1P20	AA77	DM_DDR3_BI_DQ_16
A09	GND	AA03	DM_DDR6_P0_P_PIN_CLK_0_P	AA79	DM_DDR3_BI_DQS_11_P
A11	DM_DDR6_BI_DQS_12_P	AA05	VDDR47_1P20	AA81	GND
A13	DM_DDR6_BI_DQ_28	AA07	DM_DDR6_P0_P_PIN_CLK_1_P	AA83	DM_DDR0_P0_P_PIN_CHIPID_0
A15	GND	AA09	VDDR47_1P20	AA85	VDDR03_1P20
A17	DM_DDR4_BI_DQ_24	AA11	DM_DDR6_P0_P_PIN_ODT_2	AA87	DM_DDR0_P0_P_PIN_ADDR_16
A19	GND	AA13	GND	AA89	VDDR03_1P20
A21	GND	AA15	DM_DDR4_BI_DQ_13	AB02	DM_DDR6_P0_P_PIN_PAR
A23	GND	AA17	DM_DDR4_BI_DQ_08	AB04	DM_DDR6_PIN_P_P0_EVENT_B
A25	GND	AA19	GND	AB06	DM_DDR6_P0_P_PIN_ADDR_14
A27	GND	AA21	DM_DDR6_BI_DQ_06	AB08	DM_DDR6_P0_P_PIN_CS_B_0
A29	GND	AA23	DM_DDR6_BI_DQ_00	AB10	DM_DDR6_P0_P_PIN_CS_B_1
A31	GND	AA25	GND	AB12	DM_DDR6_P0_P_PIN_CHIPID_1
A33	GND	AA27	NX_X2_PIN_P_P0_CKB_DAT_10_N	AB14	GND
A35	GND	AA29	NX_X2_PIN_P_P0_CKB_DAT_00_N	AB16	DM_DDR4_BI_DQ_09
A37	GND	AA31	NX_X2_PIN_P_P0_CKB_DAT_14_P	AB18	DM_DDR4_BI_DQS_10_P
A39	GND	AA33	GND	AB20	GND
A41	GND	AA35	NX_X2_P0_P_PIN_CKA_DAT_11_P	AB22	DM_DDR6_BI_DQ_02
A43	GND	AA37	NX_X2_P0_P_PIN_CKA_DAT_12_P	AB24	DM_DDR6_BI_DQS_09_P
A45	GND	AA39	GND	AB26	GND
A47	GND	AA41	NX_X1_PIN_P_P0_CKB_DAT_06_N	AB28	GND
A49	GND	AA43	NX_X1_PIN_P_P0_CKB_DAT_07_N	AB30	NX_X2_PIN_P_P0_CKB_DAT_16_N
A51	GND	AA45	NX_X1_PIN_P_P0_CKB_DAT_10_N	AB32	GND
A53	GND	AA47	GND	AB34	NX_X2_P0_P_PIN_CKA_DAT_13_N
A55	DM_DDR2_BI_DQ_20	AA49	GND	AB36	NX_X2_P0_P_PIN_CKA_DAT_14_N
A57	GND	AA51	NX_X1_P0_P_PIN_CKB_DAT_10_N	AB38	GND
A59	DM_DDR0_BI_DQ_05	AA53	NX_X1_P0_P_PIN_CKB_DAT_01_P	AB40	NX_X1_PIN_P_P0_CKB_DAT_04_P
A61	DM_DDR0_BI_DQ_00	AA55	NX_X1_P0_P_PIN_CKB_DAT_00_N	AB42	NX_X1_PIN_P_P0_CKB_DAT_03_N
A63	GND	AA57	GND	AB44	GND
A65	GND	AA59	DM_DDR2_BI_DQ_07	AB46	NX_X1_PIN_P_P0_CKB_DAT_05_P
A67	DM_DDR2_BI_DQ_68	AA61	DM_DDR2_BI_DQ_02	AB48	GND
A69	GND	AA63	GND	AB50	NX_X1_P0_P_PIN_CKB_DAT_10_P
A71	DM_DDR0_BI_DQ_70	AA65	DM_DDR0_BI_DQ_14	AB52	GND
A73	DM_DDR0_BI_DQ_66	AA67	DM_DDR0_BI_DQ_10	AB54	GND
A75	GND	AA69	GND	AB56	GND
A77	DM_DDR0_BI_DQ_68	AA71	DM_DDR0_BI_DQS_07_P	AB58	DM_DDR2_BI_DQS_00_P



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
AB60	DM_DDR2_BI_DQ_06	AC49	GND	AD38	GND
AB62	GND	AC51	NX_X1_P0_P_PIN_CKB_DAT_09_P	AD40	NX_X1_PIN_P_P0_CKB_DAT_02_P
AB64	DM_DDR0_BI_DQS_01_P	AC53	GND	AD42	NX_X1_PIN_P_P0_CKB_DAT_01_P
AB66	DM_DDR0_BI_DQ_15	AC55	GND	AD44	GND
AB68	GND	AC57	DM_DDR2_BI_DQS_09_N	AD46	NX_X1_PIN_P_P0_CKB_DAT_00_P
AB70	DM_DDR0_BI_DQ_59	AC59	DM_DDR2_BI_DQS_00_N	AD48	TS_X1RXA_P0_P_PIN_ATST
AB72	DM_DDR0_BI_DQS_07_N	AC61	GND	AD50	NX_X1_P0_P_PIN_CKB_DAT_09_N
AB74	DM_DDR0_BI_DQS_15_N	AC63	DM_DDR0_BI_DQS_10_N	AD52	GND
AB76	GND	AC65	DM_DDR0_BI_DQS_01_N	AD54	GND
AB78	DM_DDR3_BI_DQ_17	AC67	GND	AD56	DM_DDR2_BI_DQ_01
AB80	DM_DDR3_BI_DQS_11_N	AC69	DM_DDR0_BI_DQ_63	AD58	DM_DDR2_BI_DQS_09_P
AB82	GND	AC71	DM_DDR0_BI_DQ_58	AD60	GND
AB84	DM_DDR0_P0_P_PIN_CS_B_3	AC73	GND	AD62	DM_DDR0_BI_DQ_09
AB86	DM_DDR0_P0_P_PIN_ADDR_15	AC75	DM_DDR0_BI_DQS_15_P	AD64	DM_DDR0_BI_DQS_10_P
AB88	DM_DDR0_P0_P_PIN_CS_B_0	AC77	GND	AD66	GND
AC01	DM_DDR6_P0_P_PIN_ADDR_00	AC79	DM_DDR3_BI_DQS_02_N	AD68	GND
AC03	VDDR47_1P20	AC81	DM_DDR3_BI_DQ_22	AD70	DM_DDR0_BI_DQ_62
AC05	DM_DDR6_P0_P_PIN_ADDR_16	AC83	GND	AD72	GND
AC07	VDDR47_1P20	AC85	DM_DDR0_P0_P_PIN_CS_B_1	AD74	DM_DDR0_BI_DQS_06_P
AC09	DM_DDR6_P0_P_PIN_ODT_3	AC87	VDDR03_1P20	AD76	DM_DDR0_BI_DQ_48
AC11	VDDR47_1P20	AC89	DM_DDR0_P0_P_PIN_ODT_0	AD78	GND
AC13	DM_DDR4_P0_P_PIN_CKE_0	AD02	DM_DDR6_P0_P_PIN_BANK_ADR_0	AD80	DM_DDR3_BI_DQS_02_P
AC15	GND	AD04	DM_DDR6_P0_P_PIN_CS_B_2	AD82	DM_DDR3_BI_DQ_23
AC17	DM_DDR4_BI_DQS_10_N	AD06	DM_DDR6_P0_P_PIN_ADDR_15	AD84	GND
AC19	DM_DDR4_BI_DQS_01_N	AD08	DM_DDR6_P0_P_PIN_ADDR_13	AD86	DM_DDR0_P0_P_PIN_ADDR_17
AC21	GND	AD10	DM_DDR6_P0_P_PIN_CHIPID_0	AD88	DM_DDR0_P0_P_PIN_ADDR_13
AC23	DM_DDR6_BI_DQS_09_N	AD12	DM_DDR4_P0_P_PIN_CKE_3	AE01	VDDR47_1P20
AC25	DM_DDR6_BI_DQS_00_N	AD14	DM_DDR4_P0_P_PIN_CKE_1	AE03	DM_DDR4_P0_P_PIN_ADDR_08
AC27	GND	AD16	GND	AE05	VDDR47_1P20
AC29	NX_X2_PIN_P_P0_CKB_DAT_16_P	AD18	DM_DDR4_BI_DQS_01_P	AE07	DM_DDR6_P0_P_PIN_CS_B_3
AC31	TS_X2RXA_P0_P_PIN_HFC_P	AD20	DM_DDR4_BI_DQ_14	AE09	VDDR47_1P20
AC33	GND	AD22	GND	AE11	DM_DDR4_P0_P_PIN_BANK_GRP_0
AC35	NX_X2_P0_P_PIN_CKA_DAT_13_P	AD24	DM_DDR6_BI_DQS_00_P	AE13	VDDR47_1P20
AC37	NX_X2_P0_P_PIN_CKA_DAT_14_P	AD26	DM_DDR6_BI_DQ_05	AE15	DM_DDR4_P0_P_PIN_RESET_B
AC39	GND	AD28	GND	AE17	GND
AC41	NX_X1_PIN_P_P0_CKB_DAT_04_N	AD30	GND	AE19	DM_DDR4_BI_DQ_15
AC43	NX_X1_PIN_P_P0_CKB_DAT_03_P	AD32	TS_X2RXA_P0_P_PIN_HFC_N	AE21	DM_DDR4_BI_DQ_10
AC45	NX_X1_PIN_P_P0_CKB_DAT_05_N	AD34	NX_X2_P0_P_PIN_CKA_DAT_15_N	AE23	GND
AC47	GND	AD36	NX_X2_P0_P_PIN_CKA_DAT_16_N	AE25	DM_DDR6_BI_DQ_07



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
AE27	DM_DDR6_BI_DQ_01	AF16	GND	AG05	DM_DDR4_P0_P_PIN_ADDR_06
AE29	GND	AF18	GND	AG07	VDDR47_1P20
AE31	PV_X2TX_P0_P_PIN_TERMREF_N	AF20	DM_DDR4_BI_DQ_11	AG09	DM_DDR6_P0_P_PIN_CHIPID_2
AE33	GND	AF22	DM_DDR4_BI_DQ_54	AG11	VDDR47_1P20
AE35	NX_X2_P0_P_PIN_CKA_DAT_15_P	AF24	GND	AG13	DM_DDR4_PIN_P_P0_ERR_B
AE37	NX_X2_P0_P_PIN_CKA_DAT_16_P	AF26	DM_DDR6_BI_DQ_03	AG15	GND
AE39	TS_VIO0_P0_P_PIN_VSENSE	AF28	PV_PRV_PIN_P_P0_BSENSE2	AG17	DM_DDR4_BI_DQ_56
AE41	NX_X1_PIN_P_P0_CKB_DAT_02_N	AF30	GND	AG19	GND
AE43	NX_X1_PIN_P_P0_CKB_DAT_01_N	AF32	PV_X2TX_P0_P_PIN_TERMREF_P	AG21	DM_DDR4_BI_DQ_55
AE45	NX_X1_PIN_P_P0_CKB_DAT_00_N	AF34	GND	AG23	DM_DDR4_BI_DQ_50
AE47	TS_X1RXA_P0_P_PIN_HFC_N	AF36	TS_X2RXA_P0_P_PIN_ATST	AG25	GND
AE49	PV_X1TX_P0_P_PIN_TERMREF_P	AF38	GND	AG27	GND
AE51	GND	AF40	TS_VIO0_P0_P_PIN_GSENSE	AG29	VIO_1P00
AE53	TS_CLK_P0_P_PIN_PROBE1_N	AF42	GND	AG31	VIO_1P00
AE55	DM_DDR2_BI_DQ_05	AF44	GND	AG33	VIO_1P00
AE57	DM_DDR2_BI_DQ_00	AF46	GND	AG35	VIO_1P00
AE59	GND	AF48	TS_X1RXA_P0_P_PIN_HFC_P	AG37	VIO_1P00
AE61	DM_DDR0_BI_DQ_12	AF50	PV_X1TX_P0_P_PIN_TERMREF_N	AG39	VIO_1P00
AE63	DM_DDR0_BI_DQ_08	AF52	TS_CLK_P0_P_PIN_PROBE1_P	AG41	VIO_1P00
AE65	GND	AF54	GND	AG43	VIO_1P00
AE67	DM_DDR2_BI_DQ_44	AF56	DM_DDR2_BI_DQ_04	AG45	VIO_1P00
AE69	GND	AF58	GND	AG47	VIO_1P00
AE71	GND	AF60	DM_DDR0_BI_DQ_13	AG49	VIO_1P00
AE73	GND	AF62	GND	AG51	VIO_1P00
AE75	DM_DDR0_BI_DQS_06_N	AF64	GND	AG53	VIO_1P00
AE77	DM_DDR0_BI_DQ_52	AF66	DM_DDR2_BI_DQ_40	AG55	VIO_1P00
AE79	GND	AF68	DM_DDR2_BI_DQ_45	AG57	VIO_1P00
AE81	DM_DDR3_BI_DQ_18	AF70	GND	AG59	VIO_1P00
AE83	GND	AF72	DM_DDR0_BI_DQ_51	AG61	VIO_1P00
AE85	GND	AF74	GND	AG63	GND
AE87	DM_DDR0_P0_P_PIN_ODT_1	AF76	DM_DDR0_BI_DQ_49	AG65	DM_DDR2_BI_DQS_14_P
AE89	VDDR03_1P20	AF78	DM_DDR0_BI_DQ_39	AG67	DM_DDR2_BI_DQ_41
AF02	DM_DDR4_P0_P_PIN_ADDR_04	AF80	GND	AG69	GND
AF04	DM_DDR4_P0_P_PIN_ADDR_05	AF82	DM_DDR3_BI_DQ_19	AG71	DM_DDR0_BI_DQ_61
AF06	DM_DDR6_P0_P_PIN_ODT_0	AF84	DM_DDR2_BI_DQ_34	AG73	DM_DDR0_BI_DQ_50
AF08	DM_DDR6_P0_P_PIN_ADDR_17	AF86	GND	AG75	GND
AF10	DM_DDR4_P0_P_PIN_BANK_GRP_1	AF88	DM_DDR0_P0_P_PIN_ODT_3	AG77	DM_DDR0_BI_DQ_53
AF12	DM_DDR4_P0_P_PIN_ACT_B	AG01	DM_DDR4_P0_P_PIN_ADDR_02	AG79	DM_DDR0_BI_DQ_38
AF14	DM_DDR4_P0_P_PIN_CKE_2	AG03	VDDR47_1P20	AG81	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
AG83	GND	AH72	DM_DDR0_BI_DQ_60	AJ61	VDDR03_1P20
AG85	DM_DDR2_BI_DQ_38	AH74	GND	AJ63	DM_DDR2_BI_DQ_46
AG87	GND	AH76	GND	AJ65	DM_DDR2_BI_DQS_05_P
AG89	DM_DDR0_P0_P_PIN_CHIPID_2	AH78	DM_DDR0_BI_DQ_35	AJ67	GND
AH02	DM_DDR4_P0_P_PIN_CLK_1_N	AH80	DM_DDR0_BI_DQS_13_N	AJ69	DM_DDR0_BI_DQS_16_N
AH04	DM_DDR4_P0_P_PIN_ADDR_01	AH82	GND	AJ71	DM_DDR0_BI_DQ_56
AH06	DM_DDR4_P0_P_PIN_ADDR_07	AH84	DM_DDR2_BI_DQ_35	AJ73	GND
AH08	DM_DDR6_P0_P_PIN_ODT_1	AH86	DM_DDR2_BI_DQ_36	AJ75	TS_DDR0123_P0_P_PIN_ATST
AH10	DM_DDR4_P0_P_PIN_ADDR_09	AH88	GND	AJ77	GND
AH12	DM_DDR4_P0_P_PIN_ADDR_12	AJ01	VDDR47_1P20	AJ79	DM_DDR0_BI_DQ_34
AH14	GND	AJ03	DM_DDR4_P0_P_PIN_CLK_1_P	AJ81	DM_DDR0_BI_DQS_13_P
AH16	DM_DDR4_BI_DQS_07_N	AJ05	VDDR47_1P20	AJ83	GND
AH18	DM_DDR4_BI_DQ_58	AJ07	DM_DDR4_P0_P_PIN_CLK_0_N	AJ85	DM_DDR2_BI_DQ_39
AH20	GND	AJ09	VDDR47_1P20	AJ87	DM_DDR2_BI_DQ_37
AH22	DM_DDR4_BI_DQ_51	AJ11	DM_DDR4_P0_P_PIN_ADDR_11	AJ89	GND
AH24	DM_DDR4_BI_DQS_15_P	AJ13	GND	AK02	DM_DDR4_P0_P_PIN_ADDR_00
AH26	GND	AJ15	DM_DDR4_BI_DQS_16_P	AK04	DM_DDR4_P0_P_PIN_PAR
AH28	GND	AJ17	DM_DDR4_BI_DQS_07_P	AK06	DM_DDR4_P0_P_PIN_ADDR_03
AH30	VDN_0P70	AJ19	DM_DDR4_BI_DQ_62	AK08	DM_DDR4_P0_P_PIN_CLK_0_P
AH32	GND	AJ21	GND	AK10	DM_DDR4_P0_P_PIN_BANK_ADR_1
AH34	VDN_0P70	AJ23	DM_DDR4_BI_DQS_15_N	AK12	GND
AH36	GND	AJ25	DM_DDR4_BI_DQS_06_N	AK14	DM_DDR4_BI_DQ_61
AH38	VDN_0P70	AJ27	GND	AK16	DM_DDR4_BI_DQS_16_N
AH40	GND	AJ29	VDDR47_1P20	AK18	DM_DDR4_BI_DQ_60
AH42	GND	AJ31	GND	AK20	DM_DDR4_BI_DQ_69
AH44	VDN_0P70	AJ33	VDD_0P80	AK22	GND
AH46	GND	AJ35	VDD_0P80	AK24	DM_DDR4_BI_DQS_06_P
AH48	VDN_0P70	AJ37	VCS_0P96	AK26	DM_DDR4_BI_DQ_52
AH50	GND	AJ39	VDD_0P80	AK28	GND
AH52	VDN_0P70	AJ41	VDN_0P70	AK30	VDN_0P70
AH54	GND	AJ43	VDD_0P80	AK32	VDD_0P80
AH56	VDN_0P70	AJ45	VDD_0P80	AK34	GND
AH58	GND	AJ47	VDD_0P80	AK36	GND
AH60	VDN_0P70	AJ49	VCS_0P96	AK38	GND
AH62	PV_PRV_PIN_P_P0_BSENSE0	AJ51	VDD_0P80	AK40	GND
AH64	DM_DDR2_BI_DQS_05_N	AJ53	VCS_0P96	AK42	GND
AH66	DM_DDR2_BI_DQS_14_N	AJ55	VDD_0P80	AK44	GND
AH68	GND	AJ57	VDD_0P80	AK46	GND
AH70	DM_DDR0_BI_DQ_57	AJ59	GND	AK48	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
AK50	GND	AL39	VDD_0P80	AM28	GND
AK52	GND	AL41	VDN_0P70	AM30	GND
AK54	TS_EX00C0_P0_P_PIN_VSENSE	AL43	VDD_0P80	AM32	VDD_0P80
AK56	GND	AL45	VDD_0P80	AM34	GND
AK58	VDD_0P80	AL47	VDD_0P80	AM36	GND
AK60	VDN_0P70	AL49	VCS_0P96	AM38	GND
AK62	GND	AL51	VDD_0P80	AM40	GND
AK64	DM_DDR2_BI_DQ_47	AL53	TS_EX00C0_P0_P_PIN_GSENSE	AM42	GND
AK66	GND	AL55	VDD_0P80	AM44	GND
AK68	GND	AL57	VDD_0P80	AM46	GND
AK70	DM_DDR0_BI_DQS_16_P	AL59	GND	AM48	GND
AK72	GND	AL61	VDDR03_1P20	AM50	VDN_0P70
AK74	DM_DDR3_BI_DQ_03	AL63	DM_DDR2_BI_DQ_42	AM52	GND
AK76	GND	AL65	GND	AM54	GND
AK78	GND	AL67	DM_DDR2_BI_DQ_52	AM56	GND
AK80	DM_DDR0_BI_DQS_04_P	AL69	GND	AM58	VDD_0P80
AK82	DM_DDR0_BI_DQ_37	AL71	GND	AM60	GND
AK84	GND	AL73	DM_DDR3_BI_DQ_02	AM62	DM_DDR2_BI_DQ_43
AK86	DM_DDR2_BI_DQS_13_P	AL75	DM_DDR3_BI_DQ_07	AM64	GND
AK88	DM_DDR2_BI_DQ_32	AL77	GND	AM66	DM_DDR2_BI_DQ_48
AL01	DM_DDR4_P0_P_PIN_ADDR_10	AL79	GND	AM68	DM_DDR2_BI_DQ_53
AL03	VDDR47_1P20	AL81	DM_DDR0_BI_DQS_04_N	AM70	GND
AL05	DM_DDR4_PIN_P_P0_EVENT_B	AL83	DM_DDR0_BI_DQ_36	AM72	DM_DDR3_BI_DQS_00_P
AL07	VDDR47_1P20	AL85	GND	AM74	DM_DDR3_BI_DQ_06
AL09	DM_DDR4_P0_P_PIN_BANK_ADR_0	AL87	DM_DDR2_BI_DQS_13_N	AM76	GND
AL11	GND	AL89	DM_DDR2_BI_DQ_33	AM78	GND
AL13	DM_DDR4_BI_DQ_57	AM02	DM_DDR4_P0_P_PIN_ADDR_16	AM80	GND
AL15	DM_DDR4_BI_DQ_63	AM04	DM_DDR4_P0_P_PIN_CS_B_2	AM82	DM_DDR0_BI_DQ_33
AL17	GND	AM06	DM_DDR4_P0_P_PIN_CS_B_0	AM84	DM_DDR0_BI_DQ_45
AL19	DM_DDR4_BI_DQ_70	AM08	DM_DDR4_P0_P_PIN_ADDR_15	AM86	GND
AL21	DM_DDR4_BI_DQ_64	AM10	GND	AM88	DM_DDR2_BI_DQS_04_N
AL23	GND	AM12	DM_DDR4_BI_DQ_32	AN01	VDDR47_1P20
AL25	DM_DDR4_BI_DQ_53	AM14	DM_DDR4_BI_DQ_59	AN03	DM_DDR4_P0_P_PIN_ADDR_14
AL27	DM_DDR4_BI_DQ_48	AM16	GND	AN05	VDDR47_1P20
AL29	VDDR47_1P20	AM18	GND	AN07	DM_DDR4_P0_P_PIN_ADDR_13
AL31	GND	AM20	DM_DDR4_BI_DQ_66	AN09	GND
AL33	VDD_0P80	AM22	DM_DDR4_BI_DQS_17_N	AN11	DM_DDR4_BI_DQ_36
AL35	VDD_0P80	AM24	GND	AN13	DM_DDR4_BI_DQ_33
AL37	VCS_0P96	AM26	DM_DDR4_BI_DQ_49	AN15	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
AN17	DM_DDR6_BI_DQ_60	AP06	DM_DDR4_P0_P_PIN_ADDR_17	AP84	DM_DDR0_BI_DQ_43
AN19	GND	AP08	GND	AP86	DM_DDR0_BI_DQ_41
AN21	DM_DDR4_BI_DQS_17_P	AP10	DM_DDR4_BI_DQS_13_N	AP88	GND
AN23	DM_DDR4_BI_DQS_08_P	AP12	DM_DDR4_BI_DQ_37	AR01	DM_DDR4_P0_P_PIN_CS_B_3
AN25	GND	AP14	GND	AR03	VDDR47_1P20
AN27	GND	AP16	DM_DDR6_BI_DQ_61	AR05	DM_DDR4_P0_P_PIN_ODT_1
AN29	VDDR47_1P20	AP18	DM_DDR6_BI_DQ_57	AR07	GND
AN31	GND	AP20	GND	AR09	DM_DDR4_BI_DQS_04_P
AN33	VDD_0P80	AP22	DM_DDR4_BI_DQS_08_N	AR11	DM_DDR4_BI_DQS_13_P
AN35	VDD_0P80	AP24	DM_DDR4_BI_DQ_68	AR13	GND
AN37	VCS_0P96	AP26	GND	AR15	DM_DDR6_BI_DQS_16_P
AN39	VDD_0P80	AP28	GND	AR17	DM_DDR6_BI_DQS_07_P
AN41	VDN_0P70	AP30	VDN_0P70	AR19	DM_DDR6_BI_DQ_55
AN43	VDD_0P80	AP32	VDD_0P80	AR21	GND
AN45	VDD_0P80	AP34	GND	AR23	DM_DDR4_BI_DQ_71
AN47	VDD_0P80	AP36	GND	AR25	DM_DDR4_BI_DQ_65
AN49	VCS_0P96	AP38	GND	AR27	GND
AN51	VDD_0P80	AP40	GND	AR29	VDDR47_1P20
AN53	VCS_0P96	AP42	GND	AR31	GND
AN55	VDD_0P80	AP44	GND	AR33	VDD_0P80
AN57	VDD_0P80	AP46	GND	AR35	VDD_0P80
AN59	GND	AP48	TS_CACHE0001_P0_P_PIN_VDD_VSENSE	AR37	VCS_0P96
AN61	VDDR03_1P20	AP50	GND	AR39	VDD_0P80
AN63	GND	AP52	GND	AR41	VDN_0P70
AN65	DM_DDR2_BI_DQS_15_P	AP54	TS_EX00C1_P0_P_PIN_GSENSE	AR43	VDD_0P80
AN67	DM_DDR2_BI_DQ_49	AP56	GND	AR45	VDD_0P80
AN69	GND	AP58	VDD_0P80	AR47	VDD_0P80
AN71	DM_DDR3_BI_DQS_00_N	AP60	VDN_0P70	AR49	TS_EQ0_P0_P_PIN_GSENSE
AN73	DM_DDR3_BI_DQS_09_N	AP62	GND	AR51	VDD_0P80
AN75	GND	AP64	DM_DDR2_BI_DQS_06_N	AR53	TS_EX00C1_P0_P_PIN_VSENSE
AN77	DM_DDR3_BI_DQ_12	AP66	DM_DDR2_BI_DQS_15_N	AR55	VDD_0P80
AN79	DM_DDR3_BI_DQ_08	AP68	GND	AR57	VDD_0P80
AN81	GND	AP70	DM_DDR3_BI_DQ_01	AR59	GND
AN83	DM_DDR0_BI_DQ_32	AP72	DM_DDR3_BI_DQS_09_P	AR61	VDDR03_1P20
AN85	DM_DDR0_BI_DQ_44	AP74	GND	AR63	DM_DDR2_BI_DQ_54
AN87	GND	AP76	GND	AR65	DM_DDR2_BI_DQS_06_P
AN89	DM_DDR2_BI_DQS_04_P	AP78	DM_DDR3_BI_DQ_13	AR67	GND
AP02	DM_DDR4_P0_P_PIN_ODT_2	AP80	DM_DDR3_BI_DQ_09	AR69	DM_DDR3_BI_DQ_00
AP04	DM_DDR4_P0_P_PIN_ODT_0	AP82	GND	AR71	DM_DDR3_BI_DQ_05



Pin Number	Signal
AR73	GND
AR75	DM_DDR1_BI_DQ_08
AR77	GND
AR79	DM_DDR3_BI_DQS_10_P
AR81	DM_DDR3_BI_DQS_01_N
AR83	GND
AR85	DM_DDR0_BI_DQS_05_N
AR87	DM_DDR0_BI_DQ_40
AR89	GND
AT02	DM_DDR4_P0_P_PIN_CS_B_1
AT04	DM_DDR4_P0_P_PIN_CHIPID_0
AT06	GND
AT08	DM_DDR4_BI_DQ_34
AT10	DM_DDR4_BI_DQS_04_N
AT12	GND
AT14	DM_DDR6_BI_DQS_16_N
AT16	DM_DDR6_BI_DQS_07_N
AT18	DM_DDR6_BI_DQ_56
AT20	DM_DDR6_BI_DQ_51
AT22	GND
AT24	DM_DDR4_BI_DQ_67
AT26	GND
AT28	GND
AT30	GND
AT32	VDD_0P80
AT34	GND
AT36	GND
AT38	GND
AT40	GND
AT42	GND
AT44	GND
AT46	GND
AT48	TS_EQ0_P0_P_PIN_VDDIN_VSENSE
AT50	VDN_0P70
AT52	GND
AT54	GND
AT56	GND
AT58	VDD_0P80
AT60	GND

Pin Number	Signal
AT62	GND
AT64	DM_DDR2_BI_DQ_55
AT66	GND
AT68	PV_DDR0123_P0_P_PIN_TERMREF_P
AT70	DM_DDR3_BI_DQ_04
AT72	GND
AT74	DM_DDR1_BI_DQ_12
AT76	DM_DDR1_BI_DQ_09
AT78	GND
AT80	DM_DDR3_BI_DQS_10_N
AT82	DM_DDR3_BI_DQS_01_P
AT84	GND
AT86	DM_DDR0_BI_DQS_05_P
AT88	DM_DDR0_BI_DQS_14_P
AU01	VDDR47_1P20
AU03	DM_DDR4_P0_P_PIN_ODT_3
AU05	GND
AU07	DM_DDR4_BI_DQ_39
AU09	DM_DDR4_BI_DQ_35
AU11	GND
AU13	DM_DDR6_BI_DQ_58
AU15	DM_DDR6_BI_DQ_59
AU17	GND
AU19	DM_DDR6_BI_DQ_54
AU21	DM_DDR6_BI_DQS_15_N
AU23	GND
AU25	GND
AU27	PV_DDR4567_P0_P_PIN_TERMREF_N
AU29	VDDR47_1P20
AU31	GND
AU33	VDD_0P80
AU35	VDD_0P80
AU37	VCS_0P96
AU39	VDD_0P80
AU41	VDN_0P70
AU43	VDD_0P80
AU45	VDD_0P80
AU47	VDD_0P80

Pin Number	Signal
AU49	VCS_0P96
AU51	VDD_0P80
AU53	VCS_0P96
AU55	VDD_0P80
AU57	VDD_0P80
AU59	GND
AU61	VDDR03_1P20
AU63	DM_DDR2_BI_DQ_50
AU65	GND
AU67	DM_DDR2_BI_DQ_60
AU69	PV_DDR0123_P0_P_PIN_TERMREF_N
AU71	GND
AU73	DM_DDR1_BI_DQS_01_N
AU75	DM_DDR1_BI_DQ_15
AU77	DM_DDR1_BI_DQ_00
AU79	GND
AU81	DM_DDR3_BI_DQ_14
AU83	DM_DDR3_BI_DQ_15
AU85	GND
AU87	DM_DDR0_BI_DQ_42
AU89	DM_DDR0_BI_DQS_14_N
AV02	DM_DDR4_P0_P_PIN_CHIPID_2
AV04	GND
AV06	DM_DDR4_BI_DQ_42
AV08	DM_DDR4_BI_DQ_38
AV10	GND
AV12	DM_DDR6_BI_DQ_62
AV14	DM_DDR6_BI_DQ_63
AV16	GND
AV18	GND
AV20	DM_DDR6_BI_DQ_50
AV22	DM_DDR6_BI_DQS_15_P
AV24	GND
AV26	GND
AV28	GND
AV30	VDN_0P70
AV32	VDD_0P80
AV34	GND
AV36	GND



Pin Number	Signal
AV38	GND
AV40	GND
AV42	GND
AV44	GND
AV46	GND
AV48	GND
AV50	GND
AV52	GND
AV54	GND
AV56	GND
AV58	VDD_0P80
AV60	VDN_0P70
AV62	DM_DDR2_BI_DQ_51
AV64	GND
AV66	DM_DDR2_BI_DQ_56
AV68	DM_DDR2_BI_DQ_61
AV70	GND
AV72	DM_DDR1_BI_DQS_10_P
AV74	DM_DDR1_BI_DQS_01_P
AV76	GND
AV78	DM_DDR1_BI_DQ_03
AV80	GND
AV82	DM_DDR3_BI_DQ_10
AV84	DM_DDR3_BI_DQ_11
AV86	GND
AV88	DM_DDR0_BI_DQ_46
AW01	DM_DDR4_P0_P_PIN_CHIPID_1
AW03	GND
AW05	DM_DDR4_BI_DQ_41
AW07	DM_DDR4_BI_DQ_43
AW09	GND
AW11	DM_DDR6_BI_DQ_47
AW13	DM_DDR6_BI_DQ_46
AW15	GND
AW17	DM_DDR7_BI_DQS_10_P
AW19	GND
AW21	DM_DDR6_BI_DQS_06_P
AW23	DM_DDR6_BI_DQ_52
AW25	GND

Pin Number	Signal
AW27	PV_DDR4567_P0_P_PIN_TERMREF_P
AW29	VDDR47_1P20
AW31	GND
AW33	VDD_0P80
AW35	VDD_0P80
AW37	TS_VDN_P0_P_PIN_GSENSE
AW39	VDD_0P80
AW41	VDN_0P70
AW43	VDD_0P80
AW45	VDD_0P80
AW47	VDD_0P80
AW49	TS_EX05_P0_P_PIN_TDIODE_C
AW51	VDD_0P80
AW53	TS_EX01C0_P0_P_PIN_VSENSE
AW55	VDD_0P80
AW57	VDD_0P80
AW59	GND
AW61	VDDR03_1P20
AW63	GND
AW65	DM_DDR2_BI_DQS_16_P
AW67	DM_DDR2_BI_DQ_57
AW69	GND
AW71	DM_DDR1_BI_DQ_10
AW73	DM_DDR1_BI_DQS_10_N
AW75	GND
AW77	DM_DDR1_BI_DQ_04
AW79	DM_DDR1_BI_DQ_06
AW81	GND
AW83	DM_DDR3_BI_DQ_28
AW85	DM_DDR3_BI_DQ_29
AW87	GND
AW89	DM_DDR0_BI_DQ_47
AY02	GND
AY04	DM_DDR4_BI_DQ_46
AY06	DM_DDR4_BI_DQ_40
AY08	GND
AY10	DM_DDR6_BI_DQ_42
AY12	DM_DDR6_BI_DQ_43
AY14	GND
AY16	DM_DDR7_BI_DQ_13
AY18	DM_DDR7_BI_DQS_10_N
AY20	GND
AY22	DM_DDR6_BI_DQS_06_N
AY24	DM_DDR6_BI_DQ_48
AY26	TS_VDDR6_P0_P_PIN_GSENSE
AY28	GND
AY30	GND
AY32	VDD_0P80
AY34	GND
AY36	TS_VCS_P0_P_PIN_VSENSE
AY38	TS_VDN_P0_P_PIN_VSENSE
AY40	GND
AY42	VDD_0P80
AY44	GND
AY46	GND
AY48	TS_EX05_P0_P_PIN_TDIODE_A
AY50	VDN_0P70
AY52	GND
AY54	TS_EX01C0_P0_P_PIN_GSENSE
AY56	GND
AY58	VDD_0P80
AY60	GND
AY62	GND
AY64	DM_DDR2_BI_DQS_07_N
AY66	DM_DDR2_BI_DQS_16_N
AY68	GND
AY70	DM_DDR1_BI_DQ_14
AY72	DM_DDR1_BI_DQ_11
AY74	GND
AY76	GND
AY78	DM_DDR1_BI_DQS_09_P
AY80	DM_DDR1_BI_DQS_00_N
AY82	GND
AY84	DM_DDR3_BI_DQ_24
AY86	DM_DDR3_BI_DQ_25
AY88	GND
B02	GND
B04	DM_DDR6_BI_DQ_65



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
B06	DM_DDR6_BI_DQ_66	BA01	GND	BA79	DM_DDR1_BI_DQS_09_N
B08	GND	BA03	DM_DDR4_BI_DQ_44	BA81	DM_DDR1_BI_DQS_00_P
B10	DM_DDR6_BI_DQS_12_N	BA05	DM_DDR4_BI_DQ_47	BA83	GND
B12	DM_DDR6_BI_DQ_29	BA07	GND	BA85	DM_DDR3_BI_DQS_12_P
B14	GND	BA09	DM_DDR6_BI_DQS_14_P	BA87	DM_DDR3_BI_DQS_03_N
B16	DM_DDR4_BI_DQS_03_N	BA11	DM_DDR6_BI_DQS_05_N	BA89	GND
B18	DM_DDR4_BI_DQ_29	BA13	GND	BB02	DM_DDR4_BI_DQS_14_P
B20	GND	BA15	GND	BB04	DM_DDR4_BI_DQS_05_N
B22	GND	BA17	DM_DDR7_BI_DQ_14	BB06	GND
B24	NX_X2_PIN_P_P0_CKA_DAT_12_P	BA19	DM_DDR7_BI_DQ_11	BB08	DM_DDR6_BI_DQS_14_N
B26	NX_X2_PIN_P_P0_CKA_DAT_14_P	BA21	GND	BB10	DM_DDR6_BI_DQS_05_P
B28	GND	BA23	DM_DDR6_BI_DQ_53	BB12	GND
B30	NX_X2_P0_P_PIN_CKB_DAT_16_N	BA25	GND	BB14	DM_DDR7_BI_DQ_12
B32	NX_X2_P0_P_PIN_CKB_DAT_14_N	BA27	TS_DDR4567_P0_P_PIN_ATST	BB16	GND
B34	NX_X2_P0_P_PIN_CKB_DAT_11_P	BA29	VDDR47_1P20	BB18	DM_DDR7_BI_DQ_15
B36	NX_X2_P0_P_PIN_CKB_DAT_09_P	BA31	GND	BB20	DM_DDR7_BI_DQ_71
B38	GND	BA33	VDD_0P80	BB22	GND
B40	NX_X1_PIN_P_P0_CKA_DAT_12_N	BA35	VDD_0P80	BB24	DM_DDR6_BI_DQ_49
B42	NX_X1_PIN_P_P0_CKA_DAT_14_N	BA37	VCS_0P96	BB26	TS_VDDR6_P0_P_PIN_VSENSE
B44	GND	BA39	VDD_0P80	BB28	GND
B46	NX_X1_PIN_P_P0_CKA_DAT_16_P	BA41	VDN_0P70	BB30	VDN_0P70
B48	GND	BA43	VDD_0P80	BB32	VDD_0P80
B50	NX_X1_P0_P_PIN_CKA_DAT_13_N	BA45	VDD_0P80	BB34	GND
B52	NX_X1_P0_P_PIN_CKA_DAT_11_N	BA47	VDD_0P80	BB36	GND
B54	GND	BA49	VCS_0P96	BB38	GND
B56	DM_DDR2_BI_DQ_16	BA51	VDD_0P80	BB40	VCS_CHIP_GSENSE
B58	GND	BA53	VCS_0P96	BB42	GND
B60	DM_DDR0_BI_DQ_04	BA55	VDD_0P80	BB44	GND
B62	DM_DDR0_BI_DQS_00_N	BA57	VDD_0P80	BB46	GND
B64	GND	BA59	GND	BB48	GND
B66	GND	BA61	VDDR03_1P20	BB50	VDD_CHIP_GSENSE
B68	DM_DDR2_BI_DQ_69	BA63	DM_DDR2_BI_DQ_62	BB52	GND
B70	GND	BA65	DM_DDR2_BI_DQS_07_P	BB54	GND
B72	DM_DDR0_BI_DQ_71	BA67	GND	BB56	TS_VDDR6_P0_P_PIN_GSENSE
B74	DM_DDR0_BI_DQS_17_P	BA69	GND	BB58	VDD_0P80
B76	GND	BA71	DM_DDR1_BI_DQ_13	BB60	VDN_0P70
B78	DM_DDR0_BI_DQ_67	BA73	GND	BB62	DM_DDR2_BI_DQ_58
B80	GND	BA75	GND	BB64	DM_DDR2_BI_DQ_63
B82	DM_DDR2_P0_P_PIN_CKE_0	BA77	GND	BB66	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BB68	DM_DDR3_BI_DQ_69	BC57	TS_VDDR0_P0_P_PIN_VSENSE	BD46	VDN_0P70
BB70	GND	BC59	VDN_0P70	BD48	GND
BB72	GND	BC61	VDDR03_1P20	BD50	VDN_0P70
BB74	DM_DDR1_BI_DQ_17	BC63	DM_DDR2_BI_DQ_59	BD52	VDN_0P70
BB76	DM_DDR1_BI_DQ_05	BC65	GND	BD54	VDN_0P70
BB78	GND	BC67	DM_DDR3_BI_DQ_65	BD56	VDN_0P70
BB80	DM_DDR1_BI_DQ_01	BC69	DM_DDR3_BI_DQ_68	BD58	VDN_0P70
BB82	DM_DDR1_BI_DQ_02	BC71	GND	BD60	GND
BB84	GND	BC73	DM_DDR1_BI_DQ_18	BD62	GND
BB86	DM_DDR3_BI_DQS_12_N	BC75	GND	BD64	GND
BB88	DM_DDR3_BI_DQS_03_P	BC77	DM_DDR1_BI_DQ_07	BD66	DM_DDR3_BI_DQS_17_N
BC01	DM_DDR4_BI_DQS_14_N	BC79	GND	BD68	DM_DDR3_BI_DQ_64
BC03	DM_DDR4_BI_DQS_05_P	BC81	DM_DDR1_BI_DQ_31	BD70	GND
BC05	GND	BC83	DM_DDR1_BI_DQ_29	BD72	DM_DDR1_BI_DQS_02_P
BC07	DM_DDR6_BI_DQ_45	BC85	GND	BD74	DM_DDR1_BI_DQ_21
BC09	DM_DDR6_BI_DQ_41	BC87	DM_DDR3_BI_DQ_30	BD76	DM_DDR1_BI_DQ_24
BC11	GND	BC89	DM_DDR3_BI_DQ_31	BD78	DM_DDR1_BI_DQS_12_P
BC13	GND	BD02	DM_DDR4_BI_DQ_45	BD80	GND
BC15	DM_DDR7_BI_DQ_08	BD04	GND	BD82	DM_DDR1_BI_DQS_03_N
BC17	GND	BD06	DM_DDR6_BI_DQ_44	BD84	DM_DDR1_BI_DQ_30
BC19	DM_DDR7_BI_DQ_10	BD08	DM_DDR6_BI_DQ_40	BD86	GND
BC21	DM_DDR7_BI_DQ_67	BD10	GND	BD88	DM_DDR3_BI_DQ_26
BC23	GND	BD12	DM_DDR7_BI_DQ_05	BE03	GND
BC25	GND	BD14	DM_DDR7_BI_DQ_09	BE05	DM_DDR6_BI_DQ_39
BC27	GND	BD16	DM_DDR7_BI_DQS_01_N	BE07	DM_DDR6_BI_DQ_36
BC29	GND	BD18	GND	BE09	GND
BC31	VDD_0P80	BD20	DM_DDR7_BI_DQ_70	BE11	DM_DDR7_BI_DQ_04
BC33	VDD_0P80	BD22	DM_DDR7_BI_DQS_17_P	BE13	GND
BC35	VDD_0P80	BD24	GND	BE15	DM_DDR7_BI_DQ_23
BC37	VCS_0P96	BD26	DM_DDR7_BI_DQ_65	BE17	DM_DDR7_BI_DQS_01_P
BC39	VDD_0P80	BD28	DVDD_1P50	BE19	GND
BC41	VCS_CHIP_VSENSE	BD30	VDDR47_1P20	BE21	DM_DDR7_BI_DQ_66
BC43	VDN_0P70	BD32	VDN_0P70	BE23	DM_DDR7_BI_DQS_17_N
BC45	TS_EFUSE_PIN_P_P0_FSOURCE	BD34	VDN_0P70	BE25	GND
BC47	VDN_0P70	BD36	VDN_0P70	BE27	GND
BC49	VDN_0P70	BD38	VDN_CHIP_VSENSE	BE29	DVDD_1P50
BC51	VDD_CHIP_VSENSE	BD40	VDN_0P70	BE31	VDN_0P70
BC53	VDN_0P70	BD42	VDN_0P70	BE33	GND
BC55	VDN_0P70	BD44	GND	BE35	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BE37	VDN_CHIP_GSENSE	BF38	VDN_0P70	BG39	VDD_0P80
BE39	GND	BF52	VDN_0P70	BG41	VDN_0P70
BE53	GND	BF54	VDN_0P70	BG43	VDD_0P80
BE55	GND	BF56	VDN_0P70	BG45	VDD_0P80
BE57	GND	BF58	VDN_0P70	BG47	VDD_0P80
BE59	GND	BF60	VDN_0P70	BG49	VCS_0P96
BE61	VDDR03_1P20	BF62	GND	BG51	VDD_0P80
BE63	GND	BF64	DM_DDR3_BI_DQ_71	BG53	VCS_0P96
BE65	DM_DDR3_BI_DQ_70	BF66	DM_DDR3_BI_DQS_08_P	BG55	VDD_0P80
BE67	DM_DDR3_BI_DQS_17_P	BF68	GND	BG57	VDD_0P80
BE69	GND	BF70	DM_DDR1_BI_DQ_16	BG59	GND
BE71	DM_DDR1_BI_DQS_02_N	BF72	DM_DDR1_BI_DQS_11_N	BG61	VDDR03_1P20
BE73	DM_DDR1_BI_DQ_20	BF74	GND	BG63	DM_DDR3_BI_DQ_67
BE75	GND	BF76	GND	BG65	DM_DDR3_BI_DQS_08_N
BE77	DM_DDR1_BI_DQ_27	BF78	DM_DDR1_BI_DQ_28	BG67	GND
BE79	DM_DDR1_BI_DQS_12_N	BF80	DM_DDR1_BI_DQ_26	BG69	DM_DDR1_BI_DQ_19
BE81	GND	BF82	GND	BG71	DM_DDR1_BI_DQS_11_P
BE83	DM_DDR1_BI_DQS_03_P	BF84	DM_DDR1_BI_DQ_66	BG73	GND
BE85	DM_DDR1_BI_DQ_25	BF86	DM_DDR1_BI_DQS_08_N	BG75	GND
BE87	GND	BF88	GND	BG77	GND
BE89	DM_DDR3_BI_DQ_27	BG01	GND	BG79	DM_DDR1_BI_DQ_68
BF02	GND	BG03	DM_DDR6_BI_DQS_13_P	BG81	DM_DDR1_BI_DQ_71
BF04	DM_DDR6_BI_DQ_35	BG05	DM_DDR6_BI_DQS_04_N	BG83	GND
BF06	DM_DDR6_BI_DQ_34	BG07	GND	BG85	DM_DDR1_BI_DQS_17_P
BF08	GND	BG09	DM_DDR7_BI_DQS_09_P	BG87	DM_DDR1_BI_DQS_08_P
BF10	DM_DDR7_BI_DQ_00	BG11	DM_DDR7_BI_DQS_00_N	BG89	GND
BF12	DM_DDR7_BI_DQ_01	BG13	GND	BH02	DM_DDR6_BI_DQS_13_N
BF14	GND	BG15	GND	BH04	DM_DDR6_BI_DQS_04_P
BF16	DM_DDR7_BI_DQ_22	BG17	DM_DDR7_BI_DQ_18	BH06	GND
BF18	DM_DDR7_BI_DQ_19	BG19	DM_DDR7_BI_DQS_11_N	BH08	DM_DDR7_BI_DQS_09_N
BF20	GND	BG21	GND	BH10	DM_DDR7_BI_DQS_00_P
BF22	DM_DDR7_BI_DQS_08_N	BG23	DM_DDR7_BI_DQS_08_P	BH12	GND
BF24	DM_DDR7_BI_DQ_69	BG25	DM_DDR7_BI_DQ_64	BH14	DM_DDR5_BI_DQS_02_N
BF26	GND	BG27	GND	BH16	GND
BF28	GND	BG29	AVDD_1P50	BH18	DM_DDR7_BI_DQS_11_P
BF30	VDDR47_1P20	BG31	GND	BH20	DM_DDR7_BI_DQS_02_P
BF32	VDN_0P70	BG33	VDD_0P80	BH22	GND
BF34	VDN_0P70	BG35	VDD_0P80	BH24	DM_DDR7_BI_DQ_68
BF36	VDN_0P70	BG37	VCS_0P96	BH26	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BH28	AVDD_1P50	BJ17	GND	BK06	DM_DDR7_BI_DQ_02
BH30	GND	BJ19	DM_DDR7_BI_DQS_02_N	BK08	DM_DDR7_BI_DQ_03
BH32	VDD_0P80	BJ21	DM_DDR7_BI_DQ_21	BK10	GND
BH34	GND	BJ23	GND	BK12	DM_DDR5_BI_DQ_21
BH36	GND	BJ25	GND	BK14	GND
BH38	GND	BJ27	GND	BK16	DM_DDR5_BI_DQS_11_N
BH40	GND	BJ29	GND	BK18	GND
BH42	GND	BJ31	GND	BK20	DM_DDR7_BI_DQ_20
BH44	GND	BJ33	VDD_0P80	BK22	DM_DDR7_BI_DQ_16
BH46	GND	BJ35	VDD_0P80	BK24	GND
BH48	GND	BJ37	VCS_0P96	BK26	DM_DDR5_BI_DQ_60
BH50	GND	BJ39	VDD_0P80	BK28	GND
BH52	GND	BJ41	VDN_0P70	BK30	VDN_0P70
BH54	TS_EX01C1_P0_P_PIN_GSENSE	BJ43	VDD_0P80	BK32	VDD_0P80
BH56	GND	BJ45	VDD_0P80	BK34	GND
BH58	VDD_0P80	BJ47	VDD_0P80	BK36	GND
BH60	GND	BJ49	VCS_0P96	BK38	GND
BH62	GND	BJ51	VDD_0P80	BK40	GND
BH64	DM_DDR3_BI_DQ_66	BJ53	TS_EX01C1_P0_P_PIN_VSENSE	BK42	GND
BH66	GND	BJ55	VDD_0P80	BK44	GND
BH68	GND	BJ57	VDD_0P80	BK46	GND
BH70	DM_DDR1_BI_DQ_22	BJ59	GND	BK48	GND
BH72	GND	BJ61	VDDR03_1P20	BK50	VDN_0P70
BH74	GND	BJ63	GND	BK52	GND
BH76	GND	BJ65	GND	BK54	GND
BH78	GND	BJ67	GND	BK56	GND
BH80	DM_DDR1_BI_DQ_64	BJ69	DM_DDR1_BI_DQ_23	BK58	VDD_0P80
BH82	DM_DDR1_BI_DQ_69	BJ71	GND	BK60	VDN_0P70
BH84	GND	BJ73	GND	BK62	GND
BH86	DM_DDR1_BI_DQS_17_N	BJ75	DM_DDR3_P0_P_PIN_RESET_B	BK64	GND
BH88	DM_DDR1_BI_DQ_70	BJ77	VDDR03_1P20	BK66	GND
BJ01	DM_DDR6_BI_DQ_38	BJ79	GND	BK68	GND
BJ03	DM_DDR6_BI_DQ_37	BJ81	GND	BK70	GND
BJ05	GND	BJ83	GND	BK72	GND
BJ07	DM_DDR7_BI_DQ_06	BJ85	GND	BK74	DM_DDR3_P0_P_PIN_CKE_1
BJ09	DM_DDR7_BI_DQ_07	BJ87	DM_DDR1_BI_DQ_67	BK76	GND
BJ11	GND	BJ89	DM_DDR1_BI_DQ_65	BK78	DM_DDR3_P0_P_PIN_CKE_0
BJ13	DM_DDR5_BI_DQ_20	BK02	DM_DDR6_BI_DQ_32	BK80	GND
BJ15	DM_DDR5_BI_DQS_02_P	BK04	GND	BK82	GND



Pin Number	Signal
BK84	GND
BK86	GND
BK88	GND
BL01	DM_DDR6_BI_DQ_33
BL03	GND
BL05	DM_DDR7_BI_DQ_31
BL07	DM_DDR7_BI_DQ_29
BL09	GND
BL11	DM_DDR5_BI_DQ_28
BL13	DM_DDR5_BI_DQ_29
BL15	DM_DDR5_BI_DQ_16
BL17	DM_DDR5_BI_DQS_11_P
BL19	GND
BL21	DM_DDR7_BI_DQ_17
BL23	GND
BL25	DM_DDR5_BI_DQ_58
BL27	DM_DDR5_BI_DQ_62
BL29	VDDR47_1P20
BL31	GND
BL33	VDD_0P80
BL35	VDD_0P80
BL37	VCS_0P96
BL39	VDD_0P80
BL41	VDN_0P70
BL43	VDD_0P80
BL45	VDD_0P80
BL47	VDD_0P80
BL49	VCS_0P96
BL51	VDD_0P80
BL53	VCS_0P96
BL55	VDD_0P80
BL57	VDD_0P80
BL59	GND
BL61	VDDR03_1P20
BL63	PV_AVIS1_P0_P_PIN_CLK
BL65	PV_AVIS1_P0_P_PIN_MDATA
BL67	GND
BL69	GND
BL71	VDDR03_1P20

Pin Number	Signal
BL73	DM_DDR1_P0_P_PIN_RESET_B
BL75	VDDR03_1P20
BL77	DM_DDR3_P0_P_PIN_CKE_2
BL79	GND
BL81	DM_DDR3_P0_P_PIN_BANK_GRP_0
BL83	VDDR03_1P20
BL85	DM_DDR3_P0_P_PIN_ACT_B
BL87	GND
BL89	GND
BM02	GND
BM04	DM_DDR7_BI_DQ_25
BM06	DM_DDR7_BI_DQ_24
BM08	GND
BM10	DM_DDR5_BI_DQ_24
BM12	DM_DDR5_BI_DQ_25
BM14	GND
BM16	DM_DDR5_BI_DQ_17
BM18	DM_DDR5_BI_DQ_18
BM20	GND
BM22	GND
BM24	DM_DDR5_BI_DQS_16_N
BM26	DM_DDR5_BI_DQ_56
BM28	GND
BM30	GND
BM32	VDD_0P80
BM34	GND
BM36	TS_DTSNPU_P0_P_PIN_TEST_OUT
BM38	GND
BM40	GND
BM42	GND
BM44	GND
BM46	GND
BM48	GND
BM50	GND
BM52	GND
BM54	TS_CACHE0203_P0_P_PIN_VCS_VS_ENSE
BM56	GND
BM58	VDD_0P80
BM60	GND

Pin Number	Signal
BM62	GND
BM64	PV_AVIS1_PIN_P_P0_SDATA
BM66	GND
BM68	GND
BM70	DM_DDR1_P0_P_PIN_CKE_1
BM72	DM_DDR1_P0_P_PIN_CKE_0
BM74	DM_DDR1_P0_P_PIN_CKE_3
BM76	DM_DDR3_P0_P_PIN_CKE_3
BM78	DM_DDR3_P0_P_PIN_CS_B_1
BM80	DM_DDR3_P0_P_PIN_ADDR_07
BM82	DM_DDR3_P0_P_PIN_ADDR_09
BM84	DM_DDR3_P0_P_PIN_ADDR_12
BM86	DM_DDR3_P0_P_PIN_BANK_GRP_1
BM88	DM_DDR3_PIN_P_P0_ERR_B
BN01	GND
BN03	DM_DDR7_BI_DQS_12_P
BN05	DM_DDR7_BI_DQS_03_N
BN07	GND
BN09	DM_DDR5_BI_DQS_12_P
BN11	DM_DDR5_BI_DQS_03_N
BN13	GND
BN15	GND
BN17	DM_DDR5_BI_DQ_19
BN19	DM_DDR5_BI_DQ_22
BN21	GND
BN23	DM_DDR5_BI_DQS_07_P
BN25	DM_DDR5_BI_DQS_16_P
BN27	GND
BN29	VDDR47_1P20
BN31	GND
BN33	VDD_0P80
BN35	VDD_0P80
BN37	TS_EQALL_P0_P_PIN_AMUX_GSENSE
BN39	VDD_0P80
BN41	VDN_0P70
BN43	VDD_0P80
BN45	VDD_0P80
BN47	VDD_0P80
BN49	VCS_0P96



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BN51	VDD_0P80	BP38	GND	BR27	DM_DDR5_BI_DQS_04_P
BN53	TS_CACHE0203_P0_P_PIN_GSENSE	BP40	GND	BR29	VDDR47_1P20
BN55	VDD_0P80	BP42	GND	BR31	GND
BN57	VDD_0P80	BP44	GND	BR33	VDD_0P80
BN59	GND	BP46	GND	BR35	VDD_0P80
BN61	VDDR03_1P20	BP48	GND	BR37	VCS_0P96
BN63	PV_AVSO_P0_P_PIN_MDATA	BP50	VDN_0P70	BR39	VDD_0P80
BN65	GND	BP52	GND	BR41	VDN_0P70
BN67	GND	BP54	TS_EQ1_P0_P_PIN_VCSIN_VSENSE	BR43	VDD_0P80
BN69	GND	BP56	GND	BR45	VDD_0P80
BN71	DM_DDR1_P0_P_PIN_CKE_2	BP58	VDD_0P80	BR47	VDD_0P80
BN73	VDDR03_1P20	BP60	VDN_0P70	BR49	VCS_0P96
BN75	DM_DDR1_P0_P_PIN_ACT_B	BP62	GND	BR51	VDD_0P80
BN77	GND	BP64	PV_AVSO_P0_P_PIN_CLK	BR53	VCS_0P96
BN79	DM_DDR3_P0_P_PIN_CHIPID_0	BP66	DM_DDR3_BI_DQ_58	BR55	VDD_0P80
BN81	VDDR03_1P20	BP68	GND	BR57	VDD_0P80
BN83	DM_DDR3_P0_P_PIN_ADDR_06	BP70	GND	BR59	GND
BN85	GND	BP72	DM_DDR1_P0_P_PIN_ODT_3	BR61	VDN_0P70
BN87	DM_DDR3_P0_P_PIN_ADDR_11	BP74	DM_DDR1_P0_P_PIN_BANK_GRP_0	BR63	PV_AVSO_PIN_P_P0_SDATA
BN89	VDDR03_1P20	BP76	DM_DDR1_P0_P_PIN_BANK_GRP_1	BR65	GND
BP02	DM_DDR7_BI_DQS_12_N	BP78	DM_DDR3_P0_P_PIN_CHIPID_1	BR67	DM_DDR3_BI_DQ_62
BP04	DM_DDR7_BI_DQS_03_P	BP80	DM_DDR3_P0_P_PIN_ODT_3	BR69	GND
BP06	GND	BP82	DM_DDR3_P0_P_PIN_ODT_2	BR71	GND
BP08	DM_DDR5_BI_DQS_12_N	BP84	DM_DDR3_P0_P_PIN_ADDR_03	BR73	DM_DDR1_P0_P_PIN_CHIPID_0
BP10	DM_DDR5_BI_DQS_03_P	BP86	DM_DDR3_P0_P_PIN_ADDR_04	BR75	GND
BP12	GND	BP88	DM_DDR3_P0_P_PIN_ADDR_08	BR77	DM_DDR1_P0_P_PIN_ADDR_12
BP14	DM_DDR7_BI_DQ_35	BR01	DM_DDR7_BI_DQ_28	BR79	VDDR03_1P20
BP16	GND	BR03	DM_DDR7_BI_DQ_30	BR81	DM_DDR3_P0_P_PIN_ODT_1
BP18	DM_DDR5_BI_DQ_23	BR05	GND	BR83	GND
BP20	GND	BR07	DM_DDR5_BI_DQ_31	BR85	DM_DDR3_P0_P_PIN_ADDR_02
BP22	DM_DDR5_BI_DQ_63	BR09	DM_DDR5_BI_DQ_30	BR87	VDDR03_1P20
BP24	DM_DDR5_BI_DQS_07_N	BR11	GND	BR89	DM_DDR3_P0_P_PIN_ADDR_05
BP26	GND	BR13	DM_DDR7_BI_DQ_37	BT02	DM_DDR7_BI_DQ_27
BP28	GND	BR15	DM_DDR7_BI_DQ_34	BT04	GND
BP30	VDN_0P70	BR17	GND	BT06	DM_DDR5_BI_DQ_27
BP32	VDD_0P80	BR19	GND	BT08	DM_DDR5_BI_DQ_26
BP34	GND	BR21	DM_DDR5_BI_DQ_59	BT10	GND
BP36	TS_EQALL_P0_P_PIN_AMUX_VSENSE	BR23	DM_DDR5_BI_DQ_61	BT12	GND
		BR25	GND	BT14	DM_DDR7_BI_DQ_36



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BT16	DM_DDR7_BI_DQS_13_P	BU05	DM_DDR5_BI_DQ_12	BU81	GND
BT18	GND	BU07	DM_DDR5_BI_DQ_13	BU83	DM_DDR3_P0_P_PIN_CS_B_3
BT20	DM_DDR5_BI_DQ_35	BU09	GND	BU85	VDDR03_1P20
BT22	DM_DDR5_BI_DQ_57	BU11	DM_DDR7_BI_DQ_44	BU87	DM_DDR3_P0_P_PIN_CLK_0_N
BT24	GND	BU13	GND	BU89	GND
BT26	DM_DDR5_BI_DQS_04_N	BU15	DM_DDR7_BI_DQS_13_N	BV02	GND
BT28	GND	BU17	DM_DDR7_BI_DQS_04_N	BV04	DM_DDR5_BI_DQ_08
BT30	GND	BU19	GND	BV06	DM_DDR5_BI_DQ_09
BT32	VDD_0P80	BU21	DM_DDR5_BI_DQ_34	BV08	GND
BT34	GND	BU23	GND	BV10	DM_DDR7_BI_DQ_45
BT36	GND	BU25	DM_DDR5_BI_DQ_38	BV12	DM_DDR7_BI_DQ_40
BT38	GND	BU27	GND	BV14	GND
BT40	GND	BU29	VDDR47_1P20	BV16	DM_DDR7_BI_DQS_04_P
BT42	VDD_0P80	BU31	GND	BV18	DM_DDR7_BI_DQ_32
BT44	GND	BU33	VDD_0P80	BV20	GND
BT46	GND	BU35	VDD_0P80	BV22	GND
BT48	GND	BU37	TS_EX06_P0_P_PIN_TDIODE_A	BV24	DM_DDR5_BI_DQ_39
BT50	GND	BU39	VDD_0P80	BV26	DM_DDR5_BI_DQS_13_N
BT52	GND	BU41	VDN_0P70	BV28	GND
BT54	GND	BU43	VDD_0P80	BV30	VDN_0P70
BT56	GND	BU45	VDD_0P80	BV32	VDD_0P80
BT58	VDD_0P80	BU47	VDD_0P80	BV34	GND
BT60	GND	BU49	VDD_0P80	BV36	TS_EX06_P0_P_PIN_TDIODE_C
BT62	GND	BU51	TS_EX0203_P0_P_PIN_VPP_VSENSE	BV38	GND
BT64	PV_E1B_P0_P_PIN_PERST_B	BU53	TS_EX0203_P0_P_PIN_VBL_VSENSE	BV40	GND
BT66	DM_DDR3_BI_DQ_59	BU55	VDD_0P80	BV42	GND
BT68	DM_DDR3_BI_DQS_16_N	BU57	VDD_0P80	BV44	GND
BT70	GND	BU59	GND	BV46	GND
BT72	GND	BU61	VDN_0P70	BV48	GND
BT74	DM_DDR1_P0_P_PIN_ODT_1	BU63	GND	BV50	VDN_0P70
BT76	DM_DDR1_PIN_P_P0_ERR_B	BU65	GND	BV52	TS_EX0203_P0_P_PIN_L3_GSENSE
BT78	DM_DDR1_P0_P_PIN_ADDR_11	BU67	DM_DDR3_BI_DQ_63	BV54	TS_EX0203_P0_P_PIN_VWL_VSENSE
BT80	DM_DDR3_P0_P_PIN_CHIPID_2	BU69	DM_DDR3_BI_DQS_16_P	BV56	GND
BT82	DM_DDR3_P0_P_PIN_ADDR_13	BU71	GND	BV58	VDD_0P80
BT84	DM_DDR3_PIN_P_P0_EVENT_B	BU73	GND	BV60	VIO_1P00
BT86	DM_DDR3_P0_P_PIN_CLK_0_P	BU75	DM_DDR1_P0_P_PIN_ADDR_09	BV62	GND
BT88	DM_DDR3_P0_P_PIN_ADDR_01	BU77	VDDR03_1P20	BV64	PV_E1A_PIN_P_P0_PRSNT_B
BU01	DM_DDR7_BI_DQ_26	BU79	DM_DDR1_P0_P_PIN_ADDR_08	BV66	GND
BU03	GND				



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
BV68	DM_DDR3_BI_DQS_07_P	BW57	VDD_0P80	BY46	GND
BV70	DM_DDR3_BI_DQ_56	BW59	VDD_0P80	BY48	GND
BV72	GND	BW61	VIO_1P00	BY50	GND
BV74	GND	BW63	PV_E1A_P0_P_PIN_PERST_B	BY52	GND
BV76	DM_DDR1_P0_P_PIN_ADDR_06	BW65	GND	BY54	GND
BV78	DM_DDR1_P0_P_PIN_ADDR_07	BW67	GND	BY56	GND
BV80	DM_DDR1_P0_P_PIN_ADDR_05	BW69	DM_DDR3_BI_DQS_07_N	BY58	VDD_0P80
BV82	DM_DDR3_P0_P_PIN_ADDR_17	BW71	DM_DDR3_BI_DQ_60	BY60	GND
BV84	DM_DDR3_P0_P_PIN_CS_B_2	BW73	GND	BY62	GND
BV86	DM_DDR3_P0_P_PIN_PAR	BW75	GND	BY64	PV_E0_P0_P_PIN_PERST_B
BV88	DM_DDR3_P0_P_PIN_CLK_1_N	BW77	DM_DDR1_P0_P_PIN_ADDR_04	BY66	DM_DDR1_BI_DQ_39
BW01	GND	BW79	GND	BY68	GND
BW03	DM_DDR5_BI_DQS_10_P	BW81	DM_DDR1_P0_P_PIN_ADDR_01	BY70	DM_DDR3_BI_DQ_57
BW05	DM_DDR5_BI_DQS_01_N	BW83	VDDR03_1P20	BY72	DM_DDR3_BI_DQ_50
BW07	GND	BW85	DM_DDR3_P0_P_PIN_ADDR_10	BY74	GND
BW09	GND	BW87	GND	BY76	GND
BW11	DM_DDR7_BI_DQ_41	BW89	DM_DDR3_P0_P_PIN_CLK_1_P	BY78	DM_DDR1_P0_P_PIN_CLK_0_N
BW13	DM_DDR7_BI_DQS_14_P	BY02	DM_DDR5_BI_DQS_10_N	BY80	DM_DDR1_P0_P_PIN_ADDR_03
BW15	GND	BY04	DM_DDR5_BI_DQS_01_P	BY82	DM_DDR1_P0_P_PIN_ADDR_02
BW17	DM_DDR7_BI_DQ_33	BY06	GND	BY84	DM_DDR3_P0_P_PIN_ODT_0
BW19	DM_DDR7_BI_DQ_38	BY08	DM_DDR7_P0_P_PIN_RESET_B	BY86	DM_DDR3_P0_P_PIN_BANK_ADR_1
BW21	GND	BY10	GND	BY88	DM_DDR3_P0_P_PIN_ADDR_00
BW23	DM_DDR5_BI_DQ_33	BY12	DM_DDR7_BI_DQS_14_N	C01	GND
BW25	DM_DDR5_BI_DQS_13_P	BY14	DM_DDR7_BI_DQS_05_N	C03	DM_DDR6_BI_DQS_17_P
BW27	GND	BY16	GND	C05	DM_DDR6_BI_DQS_08_N
BW29	VIO_1P00	BY18	DM_DDR7_BI_DQ_39	C07	GND
BW31	VDD_0P80	BY20	GND	C09	DM_DDR6_BI_DQS_03_P
BW33	VDD_0P80	BY22	DM_DDR5_BI_DQ_37	C11	DM_DDR6_BI_DQ_24
BW35	VDD_0P80	BY24	DM_DDR5_BI_DQ_32	C13	GND
BW37	VCS_0P96	BY26	GND	C15	DM_DDR4_BI_DQS_03_P
BW39	VDD_0P80	BY28	GND	C17	DM_DDR4_BI_DQ_25
BW41	VDN_0P70	BY30	GND	C19	GND
BW43	VDD_0P80	BY32	VDD_0P80	C21	NX_X2_PIN_P_P0_CKA_DAT_09_N
BW45	VDD_0P80	BY34	GND	C23	NX_X2_PIN_P_P0_CKA_DAT_12_N
BW47	VDD_0P80	BY36	GND	C25	NX_X2_PIN_P_P0_CKA_DAT_14_N
BW49	VCS_0P96	BY38	GND	C27	GND
BW51	VDD_0P80	BY40	GND	C29	NX_X2_P0_P_PIN_CKB_DAT_16_P
BW53	VCS_0P96	BY42	VDD_0P80	C31	NX_X2_P0_P_PIN_CKB_DAT_14_P
BW55	VDD_0P80	BY44	GND	C33	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
C35	NX_X2_P0_P_PIN_CKB_DAT_11_N	CA31	VDN_0P70	CB20	DM_DDR5_BI_DQ_70
C37	NX_X2_P0_P_PIN_CKB_DAT_09_N	CA33	VDN_0P70	CB22	DM_DDR5_BI_DQ_67
C39	GND	CA35	VDN_0P70	CB24	GND
C41	NX_X1_PIN_P_P0_CKA_DAT_12_P	CA37	VDN_0P70	CB26	PV_IVRM_V1_M_P0_VREF_P
C43	NX_X1_PIN_P_P0_CKA_DAT_14_P	CA39	VDN_0P70	CB28	GND
C45	NX_X1_PIN_P_P0_CKA_DAT_16_N	CA41	VDN_0P70	CB30	VDN_0P70
C47	GND	CA43	GND	CB32	VIO_1P00
C49	NX_X1_P0_P_PIN_CKA_DAT_13_P	CA45	VDN_0P70	CB34	VIO_1P00
C51	NX_X1_P0_P_PIN_CKA_DAT_11_P	CA47	GND	CB36	GND
C53	GND	CA49	VDN_0P70	CB38	VSB0_3P30
C55	DM_DDR2_BI_DQ_21	CA51	GND	CB40	GND
C57	DM_DDR2_BI_DQS_11_P	CA53	VDN_0P70	CB42	VSB_1P10
C59	GND	CA55	GND	CB44	GND
C61	DM_DDR0_BI_DQ_01	CA57	VDN_0P70	CB46	VDN_0P70
C63	DM_DDR0_BI_DQS_00_P	CA59	GND	CB48	VIO_1P00
C65	GND	CA61	VIO_1P00	CB50	VIO_1P00
C67	DM_DDR2_BI_DQ_64	CA63	PV_E0A_PIN_P_P0_PRSNT_B	CB52	VIO_1P00
C69	DM_DDR2_BI_DQS_17_P	CA65	GND	CB54	VIO_1P00
C71	GND	CA67	DM_DDR1_BI_DQ_38	CB56	VIO_1P00
C73	DM_DDR0_BI_DQ_65	CA69	GND	CB58	VIO_1P00
C75	DM_DDR0_BI_DQS_17_N	CA71	DM_DDR3_BI_DQ_61	CB60	VIO_1P00
C77	GND	CA73	DM_DDR3_BI_DQ_54	CB62	SCM_PRESENT_B
C79	GND	CA75	GND	CB64	PV_NV0_P0_P_PIN_TERMREF_P
C81	DM_DDR2_P0_P_PIN_CKE_3	CA77	GND	CB66	DM_DDR1_BI_DQ_35
CA01	DM_DDR5_BI_DQ_15	CA79	DM_DDR1_P0_P_PIN_CLK_0_P	CB68	DM_DDR1_BI_DQS_13_N
CA03	DM_DDR5_BI_DQ_14	CA81	VDDR03_1P20	CB70	GND
CA05	GND	CA83	DM_DDR1_P0_P_PIN_CLK_1_N	CB72	DM_DDR3_BI_DQ_51
CA07	DM_DDR7_P0_P_PIN_CKE_1	CA85	GND	CB74	DM_DDR3_BI_DQS_15_N
CA09	VDDR47_1P20	CA87	DM_DDR3_P0_P_PIN_BANK_ADR_0	CB76	GND
CA11	GND	CA89	VDDR03_1P20	CB78	GND
CA13	DM_DDR7_BI_DQS_05_P	CB02	DM_DDR5_BI_DQ_11	CB80	DM_DDR1_PIN_P_P0_EVENT_B
CA15	DM_DDR7_BI_DQ_46	CB04	GND	CB82	DM_DDR1_P0_P_PIN_PAR
CA17	GND	CB06	DM_DDR7_PIN_P_P0_ERR_B	CB84	DM_DDR1_P0_P_PIN_CLK_1_P
CA19	GND	CB08	DM_DDR7_P0_P_PIN_CS_B_1	CB86	DM_DDR3_P0_P_PIN_CS_B_0
CA21	DM_DDR5_BI_DQ_66	CB10	DM_DDR7_P0_P_PIN_ADDR_09	CB88	DM_DDR3_P0_P_PIN_ADDR_16
CA23	DM_DDR5_BI_DQ_36	CB12	GND	CC01	DM_DDR5_BI_DQ_10
CA25	GND	CB14	DM_DDR7_BI_DQ_47	CC03	GND
CA27	PV_IVRM_V1_M_P0_VREF_N	CB16	DM_DDR7_BI_DQ_42	CC05	DM_DDR7_P0_P_PIN_ACT_B
CA29	VIO_1P00	CB18	GND	CC07	VDDR47_1P20



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
CC09	DM_DDR7_P0_P_PIN_CHIPID_0	CC87	VDDR03_1P20	CD76	DM_DDR3_BI_DQ_48
CC11	VDDR47_1P20	CC89	DM_DDR3_P0_P_PIN_ADDR_14	CD78	GND
CC13	GND	CD02	GND	CD80	GND
CC15	DM_DDR7_BI_DQ_43	CD04	DM_DDR7_P0_P_PIN_CKE_3	CD82	DM_DDR1_P0_P_PIN_ADDR_10
CC17	GND	CD06	DM_DDR7_P0_P_PIN_ADDR_04	CD84	DM_DDR1_P0_P_PIN_ADDR_16
CC19	DM_DDR5_BI_DQS_17_P	CD08	DM_DDR7_P0_P_PIN_ODT_3	CD86	DM_DDR1_P0_P_PIN_BANK_ADR_0
CC21	DM_DDR5_BI_DQ_71	CD10	DM_DDR7_P0_P_PIN_CHIPID_1	CD88	DM_DDR3_P0_P_PIN_ADDR_15
CC23	GND	CD12	DM_DDR5_P0_P_PIN_RESET_B	CE01	GND
CC25	GND	CD14	GND	CE03	DM_DDR7_P0_P_PIN_CKE_0
CC27	VSB1_3P30	CD16	GND	CE05	VDDR47_1P20
CC29	PV_PRV_PIN_P_P0_BSENSE3	CD18	DM_DDR5_BI_DQS_08_N	CE07	DM_DDR7_P0_P_PIN_ADDR_13
CC31	GND	CD20	DM_DDR5_BI_DQS_17_N	CE09	VDDR47_1P20
CC33	GND	CD22	GND	CE11	DM_DDR5_P0_P_PIN_CKE_1
CC35	GND	CD24	DM_DDR5_BI_DQ_55	CE13	VDDR47_1P20
CC37	VSB0_3P30	CD26	VSB1_3P30	CE15	GND
CC39	GND	CD28	PV_E2C_PIN_P_P0_PRSNT_B	CE17	DM_DDR5_BI_DQ_65
CC41	VSB_1P10	CD30	TS_E2_P0_P_PIN_ATST	CE19	DM_DDR5_BI_DQS_08_P
CC43	GND	CD32	PV_E2B_PIN_P_P0_PRSNT_B	CE21	GND
CC45	TS_NESTLCPLL_P0_P_PIN_ATST	CD34	PV_E2_P0_P_PIN_TERMREF_N	CE23	DM_DDR5_BI_DQ_50
CC47	GND	CD36	GND	CE25	DM_DDR5_BI_DQ_54
CC49	PV_NV0_P0_P_PIN_REFCLK_N	CD38	PV_APSS_P0_P_PIN_SCLK	CE27	GND
CC51	GND	CD40	GND	CE29	PV_E2C_P0_P_PIN_PERST_B
CC53	GND	CD42	GND	CE31	PV_E2B_P0_P_PIN_PERST_B
CC55	GND	CD44	GND	CE33	PV_E2_P0_P_PIN_TERMREF_P
CC57	TS_E0_P0_P_PIN_ATST	CD46	GND	CE35	PV_PRV_PIN_P_P0_LPC_CLK
CC59	TS_E1_P0_P_PIN_ATST	CD48	PV_NV0_P0_P_PIN_REFCLK_P	CE37	PV_APSS_P0_P_PIN_CS0
CC61	GND	CD50	GND	CE39	GND
CC63	PV_NV0_P0_P_PIN_TERMREF_N	CD52	PV_SYS0_PIN_P_P0_REFCLK_N	CE41	PV_CP1_P0_P_PIN_FSI_CLK
CC65	GND	CD54	GND	CE43	GND
CC67	DM_DDR1_BI_DQ_34	CD56	PV_E0_P0_P_PIN_TERMREF_N	CE45	GND
CC69	DM_DDR1_BI_DQS_13_P	CD58	PV_E1_P0_P_PIN_TERMREF_N	CE47	GND
CC71	GND	CD60	GND	CE49	GND
CC73	DM_DDR3_BI_DQ_55	CD62	PV_PRV_PIN_P_P0_BSENSE1	CE51	GND
CC75	DM_DDR3_BI_DQS_15_P	CD64	PV_E0_P0_P_PIN_SLOT_CLK_N	CE53	PV_SYS0_PIN_P_P0_REFCLK_P
CC77	GND	CD66	GND	CE55	PV_E0_P0_P_PIN_TERMREF_P
CC79	GND	CD68	DM_DDR1_BI_DQS_04_P	CE57	PV_E1_P0_P_PIN_TERMREF_P
CC81	DM_DDR1_P0_P_PIN_BANK_ADR_1	CD70	DM_DDR1_BI_DQ_37	CE59	TS_NV0_P0_P_PIN_HFC_N
CC83	GND	CD72	GND	CE61	GND
CC85	DM_DDR1_P0_P_PIN_ADDR_00	CD74	DM_DDR3_BI_DQS_06_P	CE63	PV_E1A_P0_P_PIN_SLOT_CLK_N



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
CE65	PV_E0_P0_P_PIN_SLOT_CLK_P	CF54	GND	CG43	PV_FSP0_PIN_P_P0_FSI_CLK
CE67	GND	CF56	TS_NESTLCPLL_P0_P_PIN_HFC_P	CG45	GND
CE69	DM_DDR1_BI_DQS_04_N	CF58	TS_NV0_P0_P_PIN_HFC_P	CG47	PV_PSI_P0_P_PIN_CLK_N
CE71	DM_DDR1_BI_DQ_36	CF60	GND	CG49	GND
CE73	GND	CF62	PV_E1B_P0_P_PIN_SLOT_CLK_N	CG51	PV_PCI0_PIN_P_P0_REFCLK_N
CE75	DM_DDR3_BI_DQS_06_N	CF64	PV_E1A_P0_P_PIN_SLOT_CLK_P	CG53	GND
CE77	DM_DDR3_BI_DQ_52	CF66	GND	CG55	TS_NESTLCPLL_P0_P_PIN_HFC_N
CE79	GND	CF68	GND	CG57	TS_NV0_P0_P_PIN_ATST
CE81	GND	CF70	DM_DDR1_BI_DQ_33	CG59	GND
CE83	DM_DDR1_P0_P_PIN_CS_B_2	CF72	DM_DDR1_BI_DQ_55	CG61	GND
CE85	VDDR03_1P20	CF74	GND	CG63	PV_E1B_P0_P_PIN_SLOT_CLK_P
CE87	DM_DDR1_P0_P_PIN_ADDR_14	CF76	DM_DDR3_BI_DQ_49	CG65	GND
CE89	GND	CF78	DM_DDR3_BI_DQ_42	CG67	GND
CF02	DM_DDR7_P0_P_PIN_CKE_2	CF80	GND	CG69	GND
CF04	DM_DDR7_P0_P_PIN_BANK_GRP_1	CF82	GND	CG71	DM_DDR1_BI_DQ_32
CF06	DM_DDR7_P0_P_PIN_ADDR_02	CF84	DM_DDR1_P0_P_PIN_CS_B_0	CG73	DM_DDR1_BI_DQ_54
CF08	DM_DDR7_P0_P_PIN_ODT_1	CF86	DM_DDR1_P0_P_PIN_ODT_2	CG75	GND
CF10	DM_DDR7_P0_P_PIN_CHIPID_2	CF88	DM_DDR1_P0_P_PIN_ADDR_15	CG77	DM_DDR3_BI_DQ_53
CF12	DM_DDR5_P0_P_PIN_CKE_3	CG01	DM_DDR7_P0_P_PIN_BANK_GRP_0	CG79	DM_DDR3_BI_DQ_46
CF14	GND	CG03	VDDR47_1P20	CG81	GND
CF16	DM_DDR5_BI_DQ_68	CG05	DM_DDR7_P0_P_PIN_ADDR_06	CG83	GND
CF18	DM_DDR5_BI_DQ_64	CG07	VDDR47_1P20	CG85	DM_DDR1_P0_P_PIN_CS_B_3
CF20	GND	CG09	DM_DDR7_P0_P_PIN_ADDR_17	CG87	GND
CF22	DM_DDR5_BI_DQS_15_P	CG11	VDDR47_1P20	CG89	DM_DDR1_P0_P_PIN_ODT_0
CF24	DM_DDR5_BI_DQ_51	CG13	DM_DDR5_P0_P_PIN_CKE_0	CH02	DM_DDR7_P0_P_PIN_ADDR_12
CF26	GND	CG15	GND	CH04	DM_DDR7_P0_P_PIN_ADDR_11
CF28	PV_E2C_P0_P_PIN_SLOT_CLK_P	CG17	DM_DDR5_BI_DQ_69	CH06	DM_DDR7_P0_P_PIN_ADDR_00
CF30	GND	CG19	GND	CH08	DM_DDR7_P0_P_PIN_ODT_0
CF32	GND	CG21	DM_DDR5_BI_DQS_06_N	CH10	DM_DDR5_P0_P_PIN_BANK_GRP_1
CF34	GND	CG23	DM_DDR5_BI_DQS_15_N	CH12	DM_DDR5_P0_P_PIN_BANK_GRP_0
CF36	GND	CG25	GND	CH14	DM_DDR5_P0_P_PIN_CKE_2
CF38	GND	CG27	PV_E2C_P0_P_PIN_SLOT_CLK_N	CH16	GND
CF40	PV_CP1_P0_B_PIN_FSI_DAT	CG29	GND	CH18	GND
CF42	GND	CG31	GND	CH20	DM_DDR5_BI_DQ_53
CF44	PV_FSP0_P0_B_PIN_FSI_DAT	CG33	PV_PRV_P0_B_PIN_LPC_DAT_0	CH22	DM_DDR5_BI_DQS_06_P
CF46	GND	CG35	PV_PRV_P0_P_PIN_LPC_RESET_B	CH24	GND
CF48	GND	CG37	PV_APSS_PIN_P_P0_MISO	CH26	GND
CF50	PV_PCI0_PIN_P_P0_REFCLK_P	CG39	GND	CH28	PV_E2B_P0_P_PIN_SLOT_CLK_N
CF52	GND	CG41	GND	CH30	PV_E2A_PIN_P_P0_PRSNT_B



Pin Number	Signal
CH32	PV_PRV_P0_B_PIN_LPC_DAT_1
CH34	PV_PRV_P0_P_PIN_LPC_FRAME_B
CH36	GND
CH38	GND
CH40	GND
CH42	GND
CH44	GND
CH46	PV_PSI_P0_P_PIN_CLK_P
CH48	GND
CH50	GND
CH52	GND
CH54	GND
CH56	GND
CH58	GND
CH60	GND
CH62	GND
CH64	GND
CH66	NV_NV0_PIN_P_P0_DAT_23_P
CH68	GND
CH70	GND
CH72	DM_DDR1_BI_DQ_51
CH74	DM_DDR1_BI_DQS_15_N
CH76	GND
CH78	DM_DDR3_BI_DQ_43
CH80	DM_DDR3_BI_DQS_14_N
CH82	GND
CH84	GND
CH86	DM_DDR1_P0_P_PIN_ADDR_13
CH88	DM_DDR1_P0_P_PIN_CS_B_1
CJ01	VDDR47_1P20
CJ03	DM_DDR7_P0_P_PIN_ADDR_07
CJ05	VDDR47_1P20
CJ07	DM_DDR7_P0_P_PIN_ADDR_15
CJ09	VDDR47_1P20
CJ11	DM_DDR5_P0_P_PIN_ADDR_12
CJ13	VDDR47_1P20
CJ15	DM_DDR5_P0_P_PIN_ACT_B
CJ17	GND
CJ19	DM_DDR5_BI_DQ_48

Pin Number	Signal
CJ21	DM_DDR5_BI_DQ_52
CJ23	GND
CJ25	TS_CLK_P0_P_PIN_PROBE0_N
CJ27	PV_E2B_P0_P_PIN_SLOT_CLK_P
CJ29	GND
CJ31	GND
CJ33	PV_PRV_P0_B_PIN_LPC_DAT_2
CJ35	GND
CJ37	PV_APSS_P0_P_PIN_CS1
CJ39	PV_SEEPROM0_P0_B_PIN_I2C_SDA_B
CJ41	PV_SEEPROM2_P0_P_PIN_I2C_SCL_B
CJ43	GND
CJ45	PV_PSI_P0_P_PIN_DAT
CJ47	GND
CJ49	PV_PSI_PIN_P_P0_CLK_P
CJ51	GND
CJ53	PV_NV1_P0_P_PIN_REFCLK_P
CJ55	GND
CJ57	PE_E1_P0_P_PIN_DAT_09_N
CJ59	GND
CJ61	PE_E1_PIN_P_P0_DAT_09_P
CJ63	GND
CJ65	GND
CJ67	NV_NV0_PIN_P_P0_DAT_23_N
CJ69	NV_NV0_PIN_P_P0_DAT_21_P
CJ71	GND
CJ73	DM_DDR1_BI_DQ_50
CJ75	DM_DDR1_BI_DQS_15_P
CJ77	GND
CJ79	DM_DDR3_BI_DQ_47
CJ81	DM_DDR3_BI_DQS_14_P
CJ83	GND
CJ85	GND
CJ87	DM_DDR1_P0_P_PIN_ADDR_17
CJ89	VDDR03_1P20
CK02	DM_DDR7_P0_P_PIN_ADDR_08
CK04	DM_DDR7_P0_P_PIN_ADDR_01
CK06	DM_DDR7_P0_P_PIN_ADDR_14
CK08	DM_DDR7_P0_P_PIN_CS_B_3
CK10	DM_DDR5_P0_P_PIN_ADDR_07
CK12	DM_DDR5_P0_P_PIN_ADDR_09
CK14	DM_DDR5_PIN_P_P0_ERR_B
CK16	GND
CK18	DM_DDR5_BI_DQ_04
CK20	DM_DDR5_BI_DQ_49
CK22	GND
CK24	TS_CLK_P0_P_PIN_PROBE0_P
CK26	GND
CK28	PV_E2A_P0_P_PIN_SLOT_CLK_N
CK30	PV_E2A_P0_P_PIN_PERST_B
CK32	PV_PRV_P0_B_PIN_LPC_DAT_3
CK34	PV_PRV_PIN_P_P0_LPC_IRQ
CK36	PV_APSS_P0_P_PIN_MOSI
CK38	PV_SEEPROM3_P0_P_PIN_I2C_SCL_B
CK40	PV_SEEPROM0_P0_P_PIN_I2C_SCL_B
CK42	PV_SEEPROM2_P0_B_PIN_I2C_SDA_B
CK44	GND
CK46	GND
CK48	PV_PSI_PIN_P_P0_CLK_N
CK50	GND
CK52	PV_NV1_P0_P_PIN_REFCLK_N
CK54	GND
CK56	GND
CK58	PE_E1_P0_P_PIN_DAT_09_P
CK60	GND
CK62	PE_E1_PIN_P_P0_DAT_09_N
CK64	GND
CK66	NV_NV0_PIN_P_P0_DAT_22_P
CK68	GND
CK70	NV_NV0_PIN_P_P0_DAT_21_N
CK72	GND
CK74	DM_DDR1_BI_DQS_06_P
CK76	DM_DDR1_BI_DQ_53
CK78	GND
CK80	DM_DDR3_BI_DQS_05_P
CK82	DM_DDR3_BI_DQ_33



Pin Number	Signal
CK84	GND
CK86	GND
CK88	DM_DDR1_P0_P_PIN_CHIPID_2
CL01	DM_DDR7_P0_P_PIN_ADDR_05
CL03	VDDR47_1P20
CL05	DM_DDR7_P0_P_PIN_CLK_1_P
CL07	VDDR47_1P20
CL09	DM_DDR5_P0_P_PIN_ADDR_06
CL11	VDDR47_1P20
CL13	DM_DDR5_P0_P_PIN_ADDR_11
CL15	GND
CL17	DM_DDR5_BI_DQ_05
CL19	DM_DDR5_BI_DQ_00
CL21	GND
CL23	GND
CL25	GND
CL27	PV_E2A_P0_P_PIN_SLOT_CLK_P
CL29	GND
CL31	GND
CL33	GND
CL35	GND
CL37	GND
CL39	PV_SEEPROM3_P0_B_PIN_I2C_SDA_B
CL41	PV_SEEPROM1_P0_P_PIN_I2C_SCL_B
CL43	GND
CL45	GND
CL47	GND
CL49	PV_PSI_PIN_P_P0_DAT
CL51	GND
CL53	GND
CL55	GND
CL57	PE_E1_P0_P_PIN_DAT_08_P
CL59	GND
CL61	PE_E1_PIN_P_P0_DAT_08_P
CL63	GND
CL65	GND
CL67	NV_NV0_PIN_P_P0_DAT_22_N
CL69	NV_NV0_PIN_P_P0_DAT_19_P

Pin Number	Signal
CL71	GND
CL73	GND
CL75	DM_DDR1_BI_DQS_06_N
CL77	DM_DDR1_BI_DQ_52
CL79	GND
CL81	DM_DDR3_BI_DQS_05_N
CL83	DM_DDR3_BI_DQ_32
CL85	GND
CL87	GND
CL89	DM_DDR1_P0_P_PIN_CHIPID_1
CM02	DM_DDR7_P0_P_PIN_ADDR_03
CM04	DM_DDR7_P0_P_PIN_CLK_1_N
CM06	DM_DDR7_P0_P_PIN_BANK_ADR_0
CM08	DM_DDR5_P0_P_PIN_ADDR_04
CM10	DM_DDR5_P0_P_PIN_ADDR_05
CM12	DM_DDR5_P0_P_PIN_ADDR_08
CM14	GND
CM16	DM_DDR5_BI_DQS_09_N
CM18	DM_DDR5_BI_DQ_01
CM20	GND
CM22	GND
CM24	GND
CM26	GND
CM28	GND
CM30	GND
CM32	GND
CM34	GND
CM36	TS_PRV_P0_P_PIN_PROBE2
CM38	GND
CM40	GND
CM42	PV_SEEPROM1_P0_B_PIN_I2C_SDA_B
CM44	GND
CM46	GND
CM48	GND
CM50	GND
CM52	GND
CM54	GND
CM56	GND
CM58	PE_E1_P0_P_PIN_DAT_08_N

Pin Number	Signal
CM60	GND
CM62	PE_E1_PIN_P_P0_DAT_08_N
CM64	GND
CM66	GND
CM70	NV_NV0_PIN_P_P0_DAT_19_N
CM72	NV_NV0_PIN_P_P0_DAT_18_P
CM74	GND
CM76	DM_DDR1_BI_DQ_49
CM78	DM_DDR1_BI_DQ_60
CM80	GND
CM82	DM_DDR3_BI_DQ_41
CM84	DM_DDR3_BI_DQ_36
CM86	GND
CM88	GND
CN01	VDDR47_1P20
CN03	DM_DDR7_P0_P_PIN_CLK_0_N
CN05	VDDR47_1P20
CN07	DM_DDR5_P0_P_PIN_ADDR_01
CN09	VDDR47_1P20
CN11	DM_DDR5_P0_P_PIN_ADDR_03
CN13	GND
CN15	DM_DDR5_BI_DQS_09_P
CN17	DM_DDR5_BI_DQS_00_P
CN19	GND
CN21	GND
CN23	PE_E2_P0_P_PIN_DAT_00_N
CN25	PE_E2_P0_P_PIN_DAT_15_P
CN27	GND
CN29	PE_E2_PIN_P_P0_DAT_00_P
CN31	GND
CN33	PE_E2_PIN_P_P0_DAT_15_P
CN35	GND
CN37	GND
CN39	GND
CN41	GND
CN43	GND
CN45	PE_E0_PIN_P_P0_DAT_01_N
CN47	PE_E0_PIN_P_P0_DAT_00_N



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
CN49	GND	CP38	PV TPM_P0_P_PIN_RESET	CR27	GND
CN51	PE_E0_P0_P_PIN_DAT_15_N	CP40	TS_TST_PIN_P_P0_LSSD_TE	CR29	PE_E2_PIN_P_P0_DAT_01_P
CN53	GND	CP42	GND	CR31	GND
CN55	PE_E0_P0_P_PIN_DAT_14_P	CP44	PE_E0_PIN_P_P0_DAT_01_P	CR33	PE_E2_PIN_P_P0_DAT_14_P
CN57	PE_E1_P0_P_PIN_DAT_07_P	CP46	GND	CR35	GND
CN59	GND	CP48	PE_E0_PIN_P_P0_DAT_00_P	CR37	PV_PRV_P0_B_PIN_SPARE0
CN61	PE_E1_PIN_P_P0_DAT_07_P	CP50	GND	CR39	PV_PRV_PIN_P_P0_CHIP_MASTER
CN63	GND	CP52	PE_E0_P0_P_PIN_DAT_15_P	CR41	PV_PRV_PIN_P_P0_STBY_RESET_B
CN65	NV_NV0_P0_P_PIN_DAT_23_N	CP54	PE_E0_P0_P_PIN_DAT_14_N	CR43	GND
CN67	GND	CP56	GND	CR45	PE_E0_PIN_P_P0_DAT_15_N
CN69	NV_NV0_PIN_P_P0_DAT_20_P	CP58	PE_E1_P0_P_PIN_DAT_07_N	CR47	PE_E0_PIN_P_P0_DAT_02_P
CN71	GND	CP60	GND	CR49	GND
CN73	NV_NV0_PIN_P_P0_DAT_18_N	CP62	PE_E1_PIN_P_P0_DAT_07_N	CR51	PE_E0_P0_P_PIN_DAT_13_P
CN75	GND	CP64	GND	CR53	GND
CN77	DM_DDR1_BI_DQ_48	CP66	NV_NV0_P0_P_PIN_DAT_23_P	CR55	PE_E0_P0_P_PIN_DAT_12_P
CN79	DM_DDR1_BI_DQ_61	CP68	GND	CR57	PE_E1_P0_P_PIN_DAT_06_P
CN81	GND	CP70	NV_NV0_PIN_P_P0_DAT_20_N	CR59	GND
CN83	DM_DDR3_BI_DQ_40	CP72	NV_NV0_PIN_P_P0_DAT_16_P	CR61	PE_E1_PIN_P_P0_DAT_06_N
CN85	DM_DDR3_BI_DQ_37	CP74	GND	CR63	GND
CN87	GND	CP76	GND	CR65	NV_NV0_P0_P_PIN_DAT_22_P
CN89	GND	CP78	DM_DDR1_BI_DQ_56	CR67	GND
CP02	DM_DDR7_P0_P_PIN_CLK_0_P	CP80	DM_DDR1_BI_DQS_16_P	CR69	GND
CP04	DM_DDR7_PIN_P_P0_EVENT_B	CP82	GND	CR71	GND
CP06	DM_DDR5_P0_P_PIN_CLK_0_N	CP84	DM_DDR3_BI_DQS_04_N	CR73	NV_NV0_PIN_P_P0_DAT_16_N
CP08	DM_DDR5_P0_P_PIN_CLK_1_N	CP86	DM_DDR3_BI_DQS_13_P	CR75	NV_NV0_PIN_P_P0_DAT_15_N
CP10	DM_DDR5_P0_P_PIN_ADDR_02	CP88	GND	CR77	GND
CP12	GND	CR01	DM_DDR7_P0_P_PIN_PAR	CR79	DM_DDR1_BI_DQ_57
CP14	DM_DDR5_BI_DQ_07	CR03	VDDR47_1P20	CR81	DM_DDR1_BI_DQS_16_N
CP16	DM_DDR5_BI_DQS_00_N	CR05	DM_DDR5_P0_P_PIN_CLK_0_P	CR83	GND
CP18	GND	CR07	VDDR47_1P20	CR85	DM_DDR3_BI_DQS_04_P
CP20	GND	CR09	DM_DDR5_P0_P_PIN_CLK_1_P	CR87	DM_DDR3_BI_DQS_13_N
CP22	PE_E2_P0_P_PIN_DAT_00_P	CR11	VDDR47_1P20	CR89	GND
CP24	GND	CR13	DM_DDR5_BI_DQ_06	CT02	DM_DDR7_P0_P_PIN_BANK_ADR_1
CP26	PE_E2_P0_P_PIN_DAT_15_N	CR15	DM_DDR5_BI_DQ_03	CT04	DM_DDR7_P0_P_PIN_ADDR_10
CP28	GND	CR17	GND	CT06	DM_DDR5_P0_P_PIN_PAR
CP30	PE_E2_PIN_P_P0_DAT_00_N	CR19	DM_DDR7_BI_DQ_58	CT08	DM_DDR5_PIN_P_P0_EVENT_B
CP32	PE_E2_PIN_P_P0_DAT_15_N	CR21	GND	CT10	DM_DDR5_P0_P_PIN_ADDR_00
CP34	GND	CR23	PE_E2_P0_P_PIN_DAT_01_N	CT12	GND
CP36	GND	CR25	PE_E2_P0_P_PIN_DAT_14_P	CT14	DM_DDR5_BI_DQ_02



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
CT16	GND	CU05	VDDR47_1P20	CU83	DM_DDR1_BI_DQ_63
CT18	DM_DDR7_BI_DQ_62	CU07	DM_DDR5_P0_P_PIN_BANK_ADR_1	CU85	GND
CT20	GND	CU09	VDDR47_1P20	CU87	DM_DDR3_BI_DQ_35
CT22	PE_E2_P0_P_PIN_DAT_01_P	CU11	DM_DDR5_P0_P_PIN_ADDR_16	CU89	DM_DDR3_BI_DQ_34
CT24	GND	CU13	GND	CV02	DM_DDR7_P0_P_PIN_CS_B_2
CT26	PE_E2_P0_P_PIN_DAT_14_N	CU15	GND	CV04	DM_DDR5_P0_P_PIN_ADDR_10
CT28	GND	CU17	DM_DDR7_BI_DQS_16_N	CV06	DM_DDR5_P0_P_PIN_BANK_ADR_0
CT30	PE_E2_PIN_P_P0_DAT_01_N	CU19	DM_DDR7_BI_DQ_59	CV08	DM_DDR5_P0_P_PIN_ODT_2
CT32	PE_E2_PIN_P_P0_DAT_14_N	CU21	GND	CV10	DM_DDR5_P0_P_PIN_CHIPID_2
CT34	GND	CU23	PE_E2_P0_P_PIN_DAT_02_P	CV12	DM_DDR5_P0_P_PIN_CS_B_0
CT36	TS_OCC_PIN_P_P0_ALERT_B	CU25	PE_E2_P0_P_PIN_DAT_13_P	CV14	GND
CT38	PV TPM PIN P P0 INT	CU27	GND	CV16	DM_DDR7_BI_DQS_16_P
CT40	GND	CU29	PE_E2_PIN_P_P0_DAT_02_P	CV18	DM_DDR7_BI_DQ_63
CT42	GND	CU31	GND	CV20	GND
CT44	PE_E0_PIN_P_P0_DAT_15_P	CU33	PE_E2_PIN_P_P0_DAT_13_P	CV22	PE_E2_P0_P_PIN_DAT_02_N
CT46	GND	CU35	GND	CV24	GND
CT48	PE_E0_PIN_P_P0_DAT_02_N	CU37	GND	CV26	PE_E2_P0_P_PIN_DAT_13_N
CT50	GND	CU39	GND	CV28	GND
CT52	PE_E0_P0_P_PIN_DAT_13_N	CU41	GND	CV30	PE_E2_PIN_P_P0_DAT_02_N
CT54	PE_E0_P0_P_PIN_DAT_12_N	CU43	GND	CV32	PE_E2_PIN_P_P0_DAT_13_N
CT56	GND	CU45	PE_E0_PIN_P_P0_DAT_14_N	CV34	GND
CT58	PE_E1_P0_P_PIN_DAT_06_N	CU47	PE_E0_PIN_P_P0_DAT_03_N	CV36	PV_PRV_P0_P_PIN_ATTENTION_B
CT60	GND	CU49	GND	CV38	GND
CT62	PE_E1_PIN_P_P0_DAT_06_P	CU51	PE_E0_P0_P_PIN_DAT_11_P	CV40	PV_PRV_PIN_P_P0_FSI_IN_ENA
CT64	GND	CU53	GND	CV42	GND
CT66	NV_NV0_P0_P_PIN_DAT_22_N	CU55	PE_E0_P0_P_PIN_DAT_10_N	CV44	PE_E0_PIN_P_P0_DAT_14_P
CT68	NV_NV0_P0_P_PIN_DAT_20_P	CU57	PE_E1_P0_P_PIN_DAT_05_P	CV46	GND
CT70	GND	CU59	GND	CV48	PE_E0_PIN_P_P0_DAT_03_P
CT72	NV_NV0_PIN_P_P0_DAT_17_P	CU61	PE_E1_PIN_P_P0_DAT_05_N	CV50	GND
CT74	GND	CU63	GND	CV52	PE_E0_P0_P_PIN_DAT_11_N
CT76	NV_NV0_PIN_P_P0_DAT_15_P	CU65	NV_NV0_P0_P_PIN_DAT_21_P	CV54	PE_E0_P0_P_PIN_DAT_10_P
CT78	GND	CU67	GND	CV56	GND
CT80	DM_DDR1_BI_DQS_07_N	CU69	NV_NV0_P0_P_PIN_DAT_20_N	CV58	PE_E1_P0_P_PIN_DAT_05_N
CT82	DM_DDR1_BI_DQ_62	CU71	GND	CV60	GND
CT84	GND	CU73	NV_NV0_PIN_P_P0_DAT_17_N	CV62	PE_E1_PIN_P_P0_DAT_05_P
CT86	DM_DDR3_BI_DQ_39	CU75	NV_NV0_PIN_P_P0_DAT_13_P	CV64	GND
CT88	DM_DDR3_BI_DQ_38	CU77	GND	CV66	NV_NV0_P0_P_PIN_DAT_21_N
CU01	VDDR47_1P20	CU79	GND	CV68	NV_NV0_P0_P_PIN_DAT_18_P
CU03	DM_DDR7_P0_P_PIN_ADDR_16	CU81	DM_DDR1_BI_DQS_07_P	CV70	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
CV72	GND	CW61	PE_E1_PIN_P_P0_DAT_04_N	CY50	GND
CV74	GND	CW63	GND	CY52	PE_E0_P0_P_PIN_DAT_09_N
CV76	NV_NV0_PIN_P_P0_DAT_13_N	CW65	NV_NV0_P0_P_PIN_DAT_19_P	CY54	PE_E0_P0_P_PIN_DAT_04_P
CV78	GND	CW67	GND	CY56	GND
CV80	GND	CW69	NV_NV0_P0_P_PIN_DAT_18_N	CY58	PE_E1_P0_P_PIN_DAT_04_N
CV82	DM_DDR1_BI_DQ_58	CW71	NV_NV0_P0_P_PIN_DAT_03_P	CY60	GND
CV84	DM_DDR1_BI_DQ_44	CW73	GND	CY62	PE_E1_PIN_P_P0_DAT_04_P
CV86	GND	CW75	NV_NV0_PIN_P_P0_DAT_14_P	CY64	GND
CV88	DM_DDR3_BI_DQ_44	CW77	GND	CY66	NV_NV0_P0_P_PIN_DAT_19_N
CW01	DM_DDR7_P0_P_PIN_CS_B_0	CW79	NV_NV0_PIN_P_P0_DAT_10_N	CY68	NV_NV0_P0_P_PIN_DAT_16_P
CW03	VDDR47_1P20	CW81	GND	CY70	GND
CW05	DM_DDR5_P0_P_PIN_CS_B_2	CW83	DM_DDR1_BI_DQ_59	CY72	NV_NV0_P0_P_PIN_DAT_03_N
CW07	VDDR47_1P20	CW85	DM_DDR1_BI_DQ_45	CY74	GND
CW09	DM_DDR5_P0_P_PIN_CS_B_1	CW87	GND	CY76	NV_NV0_PIN_P_P0_DAT_14_N
CW11	VDDR47_1P20	CW89	DM_DDR3_BI_DQ_45	CY78	NV_NV0_PIN_P_P0_DAT_10_P
CW13	GND	CY02	DM_DDR7_P0_P_PIN_ODT_2	CY80	GND
CW15	DM_DDR7_BI_DQ_56	CY04	DM_DDR5_P0_P_PIN_ADDR_14	CY82	GND
CW17	DM_DDR7_BI_DQS_07_P	CY06	DM_DDR5_P0_P_PIN_ADDR_13	CY84	DM_DDR1_BI_DQ_40
CW19	GND	CY08	DM_DDR5_P0_P_PIN_ODT_1	CY86	DM_DDR1_BI_DQS_14_P
CW21	GND	CY10	DM_DDR5_P0_P_PIN_CHIPID_0	CY88	GND
CW23	PE_E2_P0_P_PIN_DAT_07_N	CY12	GND	D02	DM_DDR6_BI_DQS_17_N
CW25	PE_E2_P0_P_PIN_DAT_12_P	CY14	DM_DDR7_BI_DQ_61	D04	DM_DDR6_BI_DQS_08_P
CW27	GND	CY16	DM_DDR7_BI_DQS_07_N	D06	GND
CW29	PE_E2_PIN_P_P0_DAT_03_P	CY18	GND	D08	DM_DDR6_BI_DQS_03_N
CW31	GND	CY20	GND	D10	DM_DDR6_BI_DQ_25
CW33	PE_E2_PIN_P_P0_DAT_12_N	CY22	PE_E2_P0_P_PIN_DAT_07_P	D12	GND
CW35	GND	CY24	GND	D14	DM_DDR4_BI_DQS_12_N
CW37	TS_JTAG_PIN_P_P0_TMS	CY26	PE_E2_P0_P_PIN_DAT_12_N	D16	DM_DDR4_BI_DQ_28
CW39	PV_PRV_PIN_P_P0_VDN_PGOOD	CY28	GND	D18	GND
CW41	PV_PRV_PIN_P_P0_FSI_SMD	CY30	PE_E2_PIN_P_P0_DAT_03_N	D20	NX_X2_PIN_P_P0_CKA_DAT_09_P
CW43	GND	CY32	PE_E2_PIN_P_P0_DAT_12_P	D22	GND
CW45	PE_E0_PIN_P_P0_DAT_13_N	CY34	GND	D24	NX_X2_PIN_P_P0_CKA_DAT_11_N
CW47	PE_E0_PIN_P_P0_DAT_04_P	CY36	TS_JTAG_PIN_P_P0_TDI	D26	NX_X2_PIN_P_P0_CKA_DAT_13_P
CW49	GND	CY38	TS_JTAG_PIN_P_P0_TCK	D28	GND
CW51	PE_E0_P0_P_PIN_DAT_09_P	CY40	TS_JTAG_PIN_P_P0_CARD_TEST	D30	NX_X2_P0_P_PIN_CKB_DAT_15_N
CW53	GND	CY42	GND	D32	NX_X2_P0_P_PIN_CKB_DAT_12_P
CW55	PE_E0_P0_P_PIN_DAT_04_N	CY44	PE_E0_PIN_P_P0_DAT_13_P	D34	NX_X2_P0_P_PIN_CKB_DAT_10_P
CW57	PE_E1_P0_P_PIN_DAT_04_P	CY46	GND	D36	NX_X2_P0_P_PIN_CKB_DAT_08_P
CW59	GND	CY48	PE_E0_PIN_P_P0_DAT_04_N	D38	GND



Pin Number	Signal
D40	NX_X1_PIN_P_P0_CKA_DAT_10_P
D42	NX_X1_PIN_P_P0_CKA_DAT_11_P
D44	GND
D46	NX_X1_PIN_P_P0_CKA_DAT_15_P
D48	GND
D50	NX_X1_P0_P_PIN_CKA_DAT_14_N
D52	NX_X1_P0_P_PIN_CKA_DAT_10_N
D54	GND
D56	DM_DDR2_BI_DQ_17
D58	DM_DDR2_BI_DQS_11_N
D60	GND
D62	DM_DDR0_BI_DQS_09_P
D64	DM_DDR0_BI_DQ_07
D66	GND
D68	DM_DDR2_BI_DQ_65
D70	DM_DDR2_BI_DQS_17_N
D72	GND
D74	DM_DDR0_BI_DQS_08_N
D76	DM_DDR0_BI_DQ_69
D78	GND
D80	DM_DDR2_P0_P_PIN_CKE_2
D82	DM_DDR2_P0_P_PIN_BANK_GRP_0
DA01	VDDR47_1P20
DA03	DM_DDR5_P0_P_PIN_ADDR_15
DA05	VDDR47_1P20
DA07	DM_DDR5_P0_P_PIN_ODT_3
DA09	VDDR47_1P20
DA11	GND
DA13	DM_DDR7_BI_DQ_50
DA15	DM_DDR7_BI_DQ_57
DA17	GND
DA19	NV0A_P0_B_PIN_INT_RESET_B
DA21	GND
DA23	PE_E2_P0_P_PIN_DAT_03_P
DA25	PE_E2_P0_P_PIN_DAT_11_N
DA27	GND
DA29	PE_E2_PIN_P_P0_DAT_04_N
DA31	GND
DA33	PE_E2_PIN_P_P0_DAT_11_P

Pin Number	Signal
DA35	GND
DA37	GND
DA39	GND
DA41	TS_TST_PIN_P_P0_FORCE_PWR_O_N
DA43	GND
DA45	PE_E0_PIN_P_P0_DAT_12_P
DA47	PE_E0_PIN_P_P0_DAT_05_P
DA49	GND
DA51	PE_E0_P0_P_PIN_DAT_08_P
DA53	GND
DA55	PE_E0_P0_P_PIN_DAT_03_N
DA57	PE_E1_P0_P_PIN_DAT_03_P
DA59	GND
DA61	PE_E1_PIN_P_P0_DAT_03_N
DA63	GND
DA65	NV_NV0_P0_P_PIN_DAT_17_P
DA67	GND
DA69	NV_NV0_P0_P_PIN_DAT_16_N
DA71	NV_NV0_P0_P_PIN_DAT_04_P
DA73	GND
DA75	GND
DA77	GND
DA79	NV_NV0_PIN_P_P0_DAT_09_N
DA81	NV_NV0_PIN_P_P0_DAT_02_N
DA83	GND
DA85	DM_DDR1_BI_DQ_41
DA87	DM_DDR1_BI_DQS_14_N
DA89	GND
DB02	DM_DDR5_P0_P_PIN_ODT_0
DB04	DM_DDR5_P0_P_PIN_CS_B_3
DB06	DM_DDR5_P0_P_PIN_ADDR_17
DB08	DM_DDR5_P0_P_PIN_CHIPID_1
DB10	GND
DB12	DM_DDR7_BI_DQ_54
DB14	DM_DDR7_BI_DQ_60
DB16	GND
DB18	GND
DB20	NV_NV0_PIN_P_P0_DAT_09_P
DB22	PE_E2_P0_P_PIN_DAT_03_N

Pin Number	Signal
DB24	GND
DB26	PE_E2_P0_P_PIN_DAT_11_P
DB28	GND
DB30	PE_E2_PIN_P_P0_DAT_04_P
DB32	PE_E2_PIN_P_P0_DAT_11_N
DB34	GND
DB36	GND
DB38	TS_JTAG_P0_P_PIN_TDO
DB40	GND
DB42	GND
DB44	PE_E0_PIN_P_P0_DAT_12_N
DB46	GND
DB48	PE_E0_PIN_P_P0_DAT_05_N
DB50	GND
DB52	PE_E0_P0_P_PIN_DAT_08_N
DB54	PE_E0_P0_P_PIN_DAT_03_P
DB56	GND
DB58	PE_E1_P0_P_PIN_DAT_03_N
DB60	GND
DB62	PE_E1_PIN_P_P0_DAT_03_P
DB64	GND
DB66	NV_NV0_P0_P_PIN_DAT_17_N
DB68	NV_NV0_P0_P_PIN_DAT_10_P
DB70	GND
DB72	NV_NV0_P0_P_PIN_DAT_04_N
DB74	GND
DB76	GND
DB78	NV_NV0_PIN_P_P0_DAT_09_P
DB80	GND
DB82	NV_NV0_PIN_P_P0_DAT_02_P
DB84	GND
DB86	DM_DDR1_BI_DQS_05_N
DB88	DM_DDR1_BI_DQ_46
DC07	VDDR47_1P20
DC09	GND
DC11	DM_DDR7_BI_DQS_15_N
DC13	DM_DDR7_BI_DQ_51
DC15	GND
DC17	DM_DDR5_BI_DQ_44



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
DC19	GND	DD14	GND	DE11	DM_DDR7_BI_DQS_06_P
DC21	GND	DD16	DM_DDR5_BI_DQ_45	DE13	GND
DC23	PE_E2_P0_P_PIN_DAT_06_N	DD18	GND	DE15	DM_DDR5_BI_DQ_40
DC25	PE_E2_P0_P_PIN_DAT_10_N	DD20	GND	DE17	DM_DDR5_BI_DQ_41
DC27	GND	DD22	PE_E2_P0_P_PIN_DAT_06_P	DE19	GND
DC29	PE_E2_PIN_P_P0_DAT_05_N	DD24	GND	DE21	GND
DC31	GND	DD26	PE_E2_P0_P_PIN_DAT_10_P	DE23	PE_E2_P0_P_PIN_DAT_04_N
DC33	PE_E2_PIN_P_P0_DAT_08_N	DD28	GND	DE25	PE_E2_P0_P_PIN_DAT_09_N
DC35	GND	DD30	PE_E2_PIN_P_P0_DAT_05_P	DE27	GND
DC37	PV_PRV_P0_B_PIN_GPIO1	DD32	PE_E2_PIN_P_P0_DAT_08_P	DE29	PE_E2_PIN_P_P0_DAT_06_N
DC39	PV_PRV_P0_B_PIN_GPIO0	DD34	GND	DE31	GND
DC41	PV_PRV_P0_B_PIN_SPARE2	DD36	PV_PRV_P0_B_PIN_GPIO2	DE33	PE_E2_PIN_P_P0_DAT_09_N
DC43	GND	DD38	GND	DE35	GND
DC45	PE_E0_PIN_P_P0_DAT_09_P	DD40	GND	DE37	PV_LP_P0_B_PIN_I2C_SDA_B
DC47	PE_E0_PIN_P_P0_DAT_06_P	DD42	GND	DE39	PV_DDR0123_P0_B_PIN_I2C_SDA_B
DC49	GND	DD44	PE_E0_PIN_P_P0_DAT_09_N	DE41	PV_NV0B_P0_B_PIN_I2C_SDA_B
DC51	PE_E0_P0_P_PIN_DAT_07_N	DD46	GND	DE43	GND
DC53	GND	DD48	PE_E0_PIN_P_P0_DAT_06_N	DE45	PE_E0_PIN_P_P0_DAT_10_N
DC55	PE_E0_P0_P_PIN_DAT_00_N	DD50	GND	DE47	PE_E0_PIN_P_P0_DAT_07_N
DC57	PE_E1_P0_P_PIN_DAT_02_P	DD52	PE_E0_P0_P_PIN_DAT_07_P	DE49	GND
DC59	GND	DD54	PE_E0_P0_P_PIN_DAT_00_P	DE51	PE_E0_P0_P_PIN_DAT_06_P
DC61	PE_E1_PIN_P_P0_DAT_02_N	DD56	GND	DE53	GND
DC63	GND	DD58	PE_E1_P0_P_PIN_DAT_02_N	DE55	PE_E0_P0_P_PIN_DAT_01_N
DC65	NV_NV0_P0_P_PIN_DAT_15_P	DD60	GND	DE57	PE_E1_P0_P_PIN_DAT_01_N
DC67	GND	DD62	PE_E1_PIN_P_P0_DAT_02_P	DE59	GND
DC69	NV_NV0_P0_P_PIN_DAT_10_N	DD64	GND	DE61	PE_E1_PIN_P_P0_DAT_01_N
DC71	NV_NV0_P0_P_PIN_DAT_07_P	DD66	NV_NV0_P0_P_PIN_DAT_15_N	DE63	GND
DC73	GND	DD68	NV_NV0_P0_P_PIN_DAT_09_P	DE65	NV_NV0_P0_P_PIN_DAT_14_P
DC75	NV_NV0_P0_P_PIN_DAT_00_N	DD70	GND	DE67	GND
DC77	GND	DD72	NV_NV0_P0_P_PIN_DAT_07_N	DE69	NV_NV0_P0_P_PIN_DAT_09_N
DC79	NV_NV0_PIN_P_P0_DAT_06_N	DD74	NV_NV0_P0_P_PIN_DAT_00_P	DE71	NV_NV0_P0_P_PIN_DAT_06_P
DC81	NV_NV0_PIN_P_P0_DAT_03_P	DD76	GND	DE73	GND
DC83	GND	DD78	NV_NV0_PIN_P_P0_DAT_06_P	DE75	NV_NV0_P0_P_PIN_DAT_01_N
DC85	GND	DD80	GND	DE77	GND
DC87	DM_DDR1_BI_DQS_05_P	DD82	NV_NV0_PIN_P_P0_DAT_03_N	DE79	NV_NV0_PIN_P_P0_DAT_08_N
DC89	DM_DDR1_BI_DQ_47	DD84	GND	DE81	NV_NV0_PIN_P_P0_DAT_05_P
DD08	GND	DD86	GND	DE83	GND
DD10	DM_DDR7_BI_DQS_15_P	DD88	DM_DDR1_BI_DQ_42	DE85	NV_NV0_PIN_P_P0_DAT_00_P
DD12	DM_DDR7_BI_DQ_55	DE09	DM_DDR7_BI_DQ_53	DE87	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
DE89	DM_DDR1_BI_DQ_43	DF84	NV_NV0_PIN_P_P0_DAT_00_N	DG81	NV_NV0_PIN_P_P0_DAT_04_P
DF08	DM_DDR7_BI_DQ_52	DF86	GND	DG83	GND
DF10	DM_DDR7_BI_DQS_06_N	DF88	GND	DG85	NV_NV0_PIN_P_P0_DAT_01_N
DF12	GND	DG09	DM_DDR7_BI_DQ_48	DG87	PV_E1B_PIN_P_P0_PRSNT_B
DF14	DM_DDR5_BI_DQS_14_P	DG11	GND	DG89	GND
DF16	DM_DDR5_BI_DQS_05_N	DG13	DM_DDR5_BI_DQS_14_N	DH08	DM_DDR7_BI_DQ_49
DF18	GND	DG15	DM_DDR5_BI_DQS_05_P	DH10	GND
DF20	GND	DG17	GND	DH12	DM_DDR5_BI_DQ_47
DF22	PE_E2_P0_P_PIN_DAT_04_P	DG19	TS_PRV_P0_P_PIN_PROBE3	DH14	DM_DDR5_BI_DQ_42
DF24	GND	DG21	GND	DH16	GND
DF26	PE_E2_P0_P_PIN_DAT_09_P	DG23	PE_E2_P0_P_PIN_DAT_05_N	DH18	TS_PRV_P0_P_PIN_PROBE4
DF28	GND	DG25	PE_E2_P0_P_PIN_DAT_08_N	DH20	GND
DF30	PE_E2_PIN_P_P0_DAT_06_P	DG27	GND	DH22	PE_E2_P0_P_PIN_DAT_05_P
DF32	PE_E2_PIN_P_P0_DAT_09_P	DG29	PE_E2_PIN_P_P0_DAT_07_N	DH24	GND
DF34	GND	DG31	GND	DH26	PE_E2_P0_P_PIN_DAT_08_P
DF36	PV_LP_P0_B_PIN_I2C_SCL_B	DG33	PE_E2_PIN_P_P0_DAT_10_N	DH28	GND
DF38	PV_DDR0123_P0_B_PIN_I2C_SCL_B	DG35	GND	DH30	PE_E2_PIN_P_P0_DAT_07_P
DF40	PV_NV0B_P0_B_PIN_I2C_SCL_B	DG37	PV_PCI_P0_B_PIN_I2C_SDA_B	DH32	PE_E2_PIN_P_P0_DAT_10_P
DF42	GND	DG39	PV_DDR4567_P0_B_PIN_I2C_SDA_B	DH34	GND
DF44	PE_E0_PIN_P_P0_DAT_10_P	DG41	PV_NV0A_P0_B_PIN_I2C_SDA_B	DH36	PV_PCI_P0_B_PIN_I2C_SCL_B
DF46	GND	DG43	GND	DH38	PV_DDR4567_P0_B_PIN_I2C_SCL_B
DF48	PE_E0_PIN_P_P0_DAT_07_P	DG45	PE_E0_PIN_P_P0_DAT_11_N	DH40	PV_NV0A_P0_B_PIN_I2C_SCL_B
DF50	GND	DG47	PE_E0_PIN_P_P0_DAT_08_P	DH42	GND
DF52	PE_E0_P0_P_PIN_DAT_06_N	DG49	GND	DH44	PE_E0_PIN_P_P0_DAT_11_P
DF54	PE_E0_P0_P_PIN_DAT_01_P	DG51	PE_E0_P0_P_PIN_DAT_05_N	DH46	GND
DF56	GND	DG53	GND	DH48	PE_E0_PIN_P_P0_DAT_08_N
DF58	PE_E1_P0_P_PIN_DAT_01_P	DG55	PE_E0_P0_P_PIN_DAT_02_N	DH50	GND
DF60	GND	DG57	PE_E1_P0_P_PIN_DAT_00_N	DH52	PE_E0_P0_P_PIN_DAT_05_P
DF62	PE_E1_PIN_P_P0_DAT_01_P	DG59	GND	DH54	PE_E0_P0_P_PIN_DAT_02_P
DF64	GND	DG61	PE_E1_PIN_P_P0_DAT_00_P	DH56	GND
DF66	NV_NV0_P0_P_PIN_DAT_14_N	DG63	GND	DH58	PE_E1_P0_P_PIN_DAT_00_P
DF68	NV_NV0_P0_P_PIN_DAT_08_P	DG65	NV_NV0_P0_P_PIN_DAT_13_P	DH60	GND
DF70	GND	DG67	GND	DH62	PE_E1_PIN_P_P0_DAT_00_N
DF72	NV_NV0_P0_P_PIN_DAT_06_N	DG69	NV_NV0_P0_P_PIN_DAT_08_N	DH64	GND
DF74	NV_NV0_P0_P_PIN_DAT_01_P	DG71	NV_NV0_P0_P_PIN_DAT_05_P	DH66	NV_NV0_P0_P_PIN_DAT_13_N
DF76	GND	DG73	GND	DH68	GND
DF78	NV_NV0_PIN_P_P0_DAT_08_P	DG75	NV_NV0_P0_P_PIN_DAT_02_N	DH70	GND
DF80	GND	DG77	GND	DH72	NV_NV0_P0_P_PIN_DAT_05_N
DF82	NV_NV0_PIN_P_P0_DAT_05_N	DG79	NV_NV0_PIN_P_P0_DAT_07_N	DH74	NV_NV0_P0_P_PIN_DAT_02_P



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
DH76	GND	DJ73	GND	E61	GND
DH78	NV_NV0_PIN_P_P0_DAT_07_P	DJ75	GND	E63	DM_DDR0_BL_DQS_09_N
DH80	GND	DJ77	GND	E65	DM_DDR0_BL_DQ_02
DH82	NV_NV0_PIN_P_P0_DAT_04_N	DJ79	GND	E67	GND
DH84	NV_NV0_PIN_P_P0_DAT_01_P	DJ81	GND	E69	DM_DDR2_BL_DQS_08_N
DH86	GND	DJ83	GND	E71	DM_DDR2_BL_DQ_70
DH88	PV_E0B_PIN_P_P0_PRSNT_B	DJ85	GND	E73	GND
DJ09	GND	DJ87	GND	E75	DM_DDR0_BL_DQS_08_P
DJ11	DM_DDR5_BL_DQ_46	DJ89	GND	E77	GND
DJ13	DM_DDR5_BL_DQ_43	E01	DM_DDR6_BL_DQ_71	E79	DM_DDR2_P0_P_PIN_ACT_B
DJ15	GND	E03	DM_DDR6_BL_DQ_70	E81	VDDR03_1P20
DJ17	GND	E05	GND	F02	DM_DDR6_BL_DQ_67
DJ19	GND	E07	DM_DDR6_BL_DQ_31	F04	GND
DJ21	GND	E09	DM_DDR6_BL_DQ_30	F06	DM_DDR6_BL_DQ_27
DJ23	GND	E11	GND	F08	DM_DDR6_BL_DQ_26
DJ25	GND	E13	DM_DDR4_BL_DQ_26	F10	GND
DJ27	GND	E15	DM_DDR4_BL_DQS_12_P	F12	DM_DDR4_BL_DQ_27
DJ29	GND	E17	GND	F14	DM_DDR4_BL_DQ_30
DJ31	GND	E19	NX_X2_PIN_P_P0_CKB_CLK_P	F16	GND
DJ33	GND	E21	NX_X2_PIN_P_P0_CKB_DAT_09_P	F18	NX_X2_PIN_P_P0_CKB_CLK_N
DJ35	GND	E23	NX_X2_PIN_P_P0_CKA_DAT_11_P	F20	NX_X2_PIN_P_P0_CKB_DAT_09_N
DJ37	GND	E25	NX_X2_PIN_P_P0_CKA_DAT_13_N	F22	GND
DJ39	GND	E27	GND	F24	NX_X2_PIN_P_P0_CKA_DAT_08_N
DJ41	GND	E29	NX_X2_P0_P_PIN_CKB_DAT_15_P	F26	NX_X2_PIN_P_P0_CKA_DAT_10_N
DJ43	GND	E31	NX_X2_P0_P_PIN_CKB_DAT_12_N	F28	GND
DJ45	GND	E33	GND	F30	NX_X2_P0_P_PIN_CKB_DAT_13_P
DJ47	GND	E35	NX_X2_P0_P_PIN_CKB_DAT_10_N	F32	NX_X2_P0_P_PIN_CKB_CLK_P
DJ49	GND	E37	NX_X2_P0_P_PIN_CKB_DAT_08_N	F34	NX_X2_P0_P_PIN_CKB_DAT_06_P
DJ51	GND	E39	GND	F36	NX_X2_P0_P_PIN_CKB_DAT_07_P
DJ53	GND	E41	NX_X1_PIN_P_P0_CKA_DAT_10_N	F38	GND
DJ55	GND	E43	NX_X1_PIN_P_P0_CKA_DAT_11_N	F40	NX_X1_PIN_P_P0_CKA_DAT_08_P
DJ57	GND	E45	NX_X1_PIN_P_P0_CKA_DAT_15_N	F42	NX_X1_PIN_P_P0_CKA_CLK_P
DJ59	GND	E47	GND	F44	GND
DJ61	GND	E49	NX_X1_P0_P_PIN_CKA_DAT_14_P	F46	NX_X1_PIN_P_P0_CKA_DAT_13_P
DJ63	GND	E51	NX_X1_P0_P_PIN_CKA_DAT_10_P	F48	GND
DJ65	GND	E53	GND	F50	NX_X1_P0_P_PIN_CKA_DAT_15_N
DJ67	GND	E55	GND	F52	NX_X1_P0_P_PIN_CKA_DAT_12_N
DJ69	GND	E57	DM_DDR2_BL_DQS_02_N	F54	GND
DJ71	GND	E59	DM_DDR2_BL_DQ_22	F56	GND



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
F58	DM_DDR2_BI_DQS_02_P	G53	GND	H48	GND
F60	DM_DDR2_BI_DQ_18	G55	NX_X1_P0_P_PIN_CKA_CLK_N	H50	NX_X1_P0_P_PIN_CKA_DAT_16_N
F62	GND	G57	GND	H52	NX_X1_P0_P_PIN_CKA_DAT_09_N
F64	DM_DDR0_BI_DQ_06	G59	DM_DDR2_BI_DQ_23	H54	NX_X1_P0_P_PIN_CKA_CLK_P
F66	DM_DDR0_BI_DQ_29	G61	DM_DDR2_BI_DQ_28	H56	GND
F68	GND	G63	GND	H58	GND
F70	DM_DDR2_BI_DQS_08_P	G65	DM_DDR0_BI_DQ_03	H60	DM_DDR2_BI_DQ_19
F72	DM_DDR2_BI_DQ_71	G67	DM_DDR0_BI_DQ_25	H62	DM_DDR2_BI_DQ_24
F74	GND	G69	GND	H64	GND
F76	GND	G71	DM_DDR2_BI_DQ_66	H66	DM_DDR0_BI_DQ_28
F78	DM_DDR2_P0_P_PIN_BANK_GRP_1	G73	GND	H68	DM_DDR0_BI_DQS_12_P
F80	DM_DDR2_P0_P_PIN_ADDR_12	G75	GND	H70	GND
F82	DM_DDR2_P0_P_PIN_ADDR_09	G77	DM_DDR2_PIN_P_P0_ERR_B	H72	DM_DDR2_BI_DQ_67
G01	DM_DDR6_BI_DQ_64	G79	VDDR03_1P20	H74	DM_DDR2_P0_P_PIN_RESET_B
G03	GND	G81	DM_DDR2_P0_P_PIN_ADDR_06	H76	DM_DDR2_P0_P_PIN_ADDR_11
G05	GND	G83	DM_DDR2_P0_P_PIN_ADDR_08	H78	DM_DDR2_P0_P_PIN_ADDR_05
G07	GND	H02	GND	H80	DM_DDR2_P0_P_PIN_ADDR_01
G09	GND	H04	DM_DDR4_BI_DQ_04	H82	DM_DDR2_P0_P_PIN_ADDR_03
G11	GND	H06	GND	H84	DM_DDR2_P0_P_PIN_ADDR_04
G13	DM_DDR4_BI_DQ_31	H08	GND	H86	DM_DDR2_P0_P_PIN_ADDR_02
G15	GND	H10	DM_DDR6_BI_DQ_22	H88	VDDR03_1P20
G17	GND	H12	GND	J01	GND
G19	NX_X2_PIN_P_P0_CKB_DAT_07_P	H14	GND	J03	DM_DDR4_BI_DQ_00
G21	NX_X2_PIN_P_P0_CKB_DAT_08_P	H16	NX_X2_PIN_P_P0_CKB_DAT_05_P	J05	DM_DDR4_BI_DQ_05
G23	NX_X2_PIN_P_P0_CKA_DAT_08_P	H18	NX_X2_PIN_P_P0_CKB_DAT_07_N	J07	GND
G25	NX_X2_PIN_P_P0_CKA_DAT_10_P	H20	NX_X2_PIN_P_P0_CKB_DAT_08_N	J09	DM_DDR6_BI_DQ_19
G27	GND	H22	GND	J11	DM_DDR6_BI_DQ_23
G29	NX_X2_P0_P_PIN_CKB_DAT_13_N	H24	NX_X2_PIN_P_P0_CKA_CLK_P	J13	GND
G31	NX_X2_P0_P_PIN_CKB_CLK_N	H26	NX_X2_PIN_P_P0_CKA_DAT_15_P	J15	NX_X2_PIN_P_P0_CKB_DAT_05_N
G33	GND	H28	GND	J17	GND
G35	NX_X2_P0_P_PIN_CKB_DAT_06_N	H30	NX_X2_P0_P_PIN_CKB_DAT_04_P	J19	NX_X2_PIN_P_P0_CKB_DAT_04_P
G37	NX_X2_P0_P_PIN_CKB_DAT_07_N	H32	NX_X2_P0_P_PIN_CKA_DAT_02_N	J21	NX_X2_PIN_P_P0_CKB_DAT_06_P
G39	GND	H34	NX_X2_P0_P_PIN_CKB_DAT_02_N	J23	NX_X2_PIN_P_P0_CKA_CLK_N
G41	NX_X1_PIN_P_P0_CKA_DAT_08_N	H36	NX_X2_P0_P_PIN_CKB_DAT_05_P	J25	NX_X2_PIN_P_P0_CKA_DAT_15_N
G43	NX_X1_PIN_P_P0_CKA_CLK_N	H38	GND	J27	GND
G45	NX_X1_PIN_P_P0_CKA_DAT_13_N	H40	NX_X1_PIN_P_P0_CKA_DAT_07_P	J29	NX_X2_P0_P_PIN_CKB_DAT_04_N
G47	GND	H42	NX_X1_PIN_P_P0_CKA_DAT_06_P	J31	NX_X2_P0_P_PIN_CKA_DAT_02_P
G49	NX_X1_P0_P_PIN_CKA_DAT_15_P	H44	GND	J33	GND
G51	NX_X1_P0_P_PIN_CKA_DAT_12_P	H46	NX_X1_PIN_P_P0_CKA_DAT_09_N	J35	NX_X2_P0_P_PIN_CKB_DAT_02_P



Pin Number	Signal
J37	NX_X2_P0_P_PIN_CKB_DAT_05_N
J39	GND
J41	NX_X1_PIN_P_P0_CKA_DAT_07_N
J43	NX_X1_PIN_P_P0_CKA_DAT_06_N
J45	NX_X1_PIN_P_P0_CKA_DAT_09_P
J47	GND
J49	NX_X1_P0_P_PIN_CKA_DAT_16_P
J51	NX_X1_P0_P_PIN_CKA_DAT_09_P
J53	GND
J55	NX_X1_P0_P_PIN_CKA_DAT_07_P
J57	NX_X1_P0_P_PIN_CKA_DAT_06_N
J59	GND
J61	DM_DDR2_BI_DQ_29
J63	DM_DDR2_BI_DQS_12_P
J65	GND
J67	DM_DDR0_BI_DQ_24
J69	DM_DDR0_BI_DQS_12_N
J71	GND
J73	GND
J75	DM_DDR2_P0_P_PIN_ADDR_07
J77	VDDR03_1P20
J79	DM_DDR2_P0_P_PIN_CHIPID_2
J81	GND
J83	DM_DDR2_P0_P_PIN_PAR
J85	VDDR03_1P20
J87	DM_DDR2_P0_P_PIN_CLK_0_P
J89	DM_DDR2_P0_P_PIN_CLK_1_N
K02	GND
K04	DM_DDR4_BI_DQ_01
K06	DM_DDR4_BI_DQS_00_N
K08	GND
K10	DM_DDR6_BI_DQ_18
K12	DM_DDR6_BI_DQS_02_N
K14	GND
K16	GND
K18	NX_X2_PIN_P_P0_CKB_DAT_04_N
K20	NX_X2_PIN_P_P0_CKB_DAT_06_N
K22	GND
K24	NX_X2_PIN_P_P0_CKA_DAT_07_P

Pin Number	Signal
K26	NX_X2_PIN_P_P0_CKA_DAT_16_P
K28	GND
K30	NX_X2_P0_P_PIN_CKA_DAT_00_P
K32	NX_X2_P0_P_PIN_CKA_DAT_03_N
K34	NX_X2_P0_P_PIN_CKB_DAT_00_P
K36	NX_X2_P0_P_PIN_CKB_DAT_03_P
K38	GND
K40	NX_X1_PIN_P_P0_CKA_DAT_05_P
K42	NX_X1_PIN_P_P0_CKA_DAT_04_P
K44	GND
K46	NX_X1_PIN_P_P0_CKA_DAT_03_P
K48	GND
K50	NX_X1_P0_P_PIN_CKB_DAT_12_N
K52	NX_X1_P0_P_PIN_CKA_DAT_08_N
K54	NX_X1_P0_P_PIN_CKA_DAT_07_N
K56	NX_X1_P0_P_PIN_CKA_DAT_06_P
K58	GND
K60	GND
K62	DM_DDR2_BI_DQ_25
K64	DM_DDR2_BI_DQS_12_N
K66	GND
K68	DM_DDR0_BI_DQS_03_N
K70	DM_DDR0_BI_DQ_31
K72	GND
K74	DM_DDR2_P0_P_PIN_CKE_1
K76	DM_DDR2_P0_P_PIN_CHIPID_1
K78	DM_DDR2_P0_P_PIN_CHIPID_0
K80	DM_DDR2_P0_P_PIN_ODT_3
K82	DM_DDR2_P0_P_PIN_ADDR_15
K84	DM_DDR2_P0_P_PIN_BANK_ADR_1
K86	DM_DDR2_P0_P_PIN_CLK_0_N
K88	DM_DDR2_P0_P_PIN_CLK_1_P
L01	DM_DDR6_P0_P_PIN_RESET_B
L03	GND
L05	DM_DDR4_BI_DQS_00_P
L07	DM_DDR4_BI_DQS_09_P
L09	GND
L11	DM_DDR6_BI_DQS_02_P
L13	DM_DDR6_BI_DQS_11_P

Pin Number	Signal
L15	GND
L17	GND
L19	NX_X2_PIN_P_P0_CKB_DAT_02_N
L21	NX_X2_PIN_P_P0_CKB_DAT_03_P
L23	NX_X2_PIN_P_P0_CKA_DAT_07_N
L25	NX_X2_PIN_P_P0_CKA_DAT_16_N
L27	GND
L29	NX_X2_P0_P_PIN_CKA_DAT_00_N
L31	NX_X2_P0_P_PIN_CKA_DAT_03_P
L33	GND
L35	NX_X2_P0_P_PIN_CKB_DAT_00_N
L37	NX_X2_P0_P_PIN_CKB_DAT_03_N
L39	GND
L41	NX_X1_PIN_P_P0_CKA_DAT_05_N
L43	NX_X1_PIN_P_P0_CKA_DAT_04_N
L45	NX_X1_PIN_P_P0_CKA_DAT_03_N
L47	GND
L49	NX_X1_P0_P_PIN_CKB_DAT_12_P
L51	NX_X1_P0_P_PIN_CKA_DAT_08_P
L53	GND
L55	NX_X1_P0_P_PIN_CKA_DAT_05_P
L57	GND
L59	NX_X1_P0_P_PIN_CKA_DAT_04_N
L61	GND
L63	DM_DDR2_BI_DQS_03_N
L65	DM_DDR2_BI_DQ_30
L67	GND
L69	DM_DDR0_BI_DQS_03_P
L71	DM_DDR0_BI_DQ_26
L73	GND
L75	VDDR03_1P20
L77	DM_DDR0_P0_P_PIN_CKE_0
L79	GND
L81	DM_DDR2_P0_P_PIN_ODT_1
L83	VDDR03_1P20
L85	DM_DDR2_PIN_P_P0_EVENT_B
L87	GND
L89	DM_DDR2_P0_P_PIN_ADDR_00
M02	DM_DDR6_P0_P_PIN_CKE_0



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
M04	GND	M82	DM_DDR2_P0_P_PIN_ADDR_17	N71	GND
M06	DM_DDR4_BI_DQS_09_N	M84	DM_DDR2_P0_P_PIN_CS_B_0	N73	GND
M08	DM_DDR4_BI_DQ_02	M86	DM_DDR2_P0_P_PIN_BANK_ADR_0	N75	DM_DDR0_P0_P_PIN_RESET_B
M10	GND	M88	DM_DDR2_P0_P_PIN_ADDR_10	N77	GND
M12	DM_DDR6_BI_DQS_11_N	N01	VDDR47_1P20	N79	DM_DDR0_P0_P_PIN_BANK_GRP_0
M14	DM_DDR6_BI_DQ_16	N03	DM_DDR6_P0_P_PIN_CKE_1	N81	VDDR03_1P20
M16	GND	N05	GND	N83	DM_DDR2_P0_P_PIN_CS_B_1
M18	NX_X2_PIN_P_P0_CKB_DAT_02_P	N07	DM_DDR4_BI_DQ_03	N85	GND
M20	NX_X2_PIN_P_P0_CKB_DAT_03_N	N09	DM_DDR4_BI_DQ_06	N87	DM_DDR2_P0_P_PIN_ADDR_16
M22	GND	N11	GND	N89	VDDR03_1P20
M24	NX_X2_PIN_P_P0_CKA_DAT_05_P	N13	DM_DDR6_BI_DQ_17	P02	DM_DDR6_P0_P_PIN_ACT_B
M26	NX_X2_PIN_P_P0_CKA_DAT_06_N	N15	DM_DDR6_BI_DQ_20	P04	DM_DDR6_P0_P_PIN_CKE_2
M28	GND	N17	GND	P06	GND
M30	NX_X2_P0_P_PIN_CKA_DAT_01_P	N19	GND	P08	DM_DDR4_BI_DQ_07
M32	NX_X2_P0_P_PIN_CKA_DAT_04_P	N21	NX_X2_PIN_P_P0_CKB_DAT_01_P	P10	DM_DDR4_BI_DQ_16
M34	NX_X2_P0_P_PIN_CKA_DAT_06_N	N23	NX_X2_PIN_P_P0_CKA_DAT_05_N	P12	GND
M36	NX_X2_P0_P_PIN_CKB_DAT_01_P	N25	NX_X2_PIN_P_P0_CKA_DAT_06_P	P14	DM_DDR6_BI_DQ_21
M38	GND	N27	GND	P16	DM_DDR6_BI_DQ_11
M40	NX_X1_PIN_P_P0_CKB_DAT_13_N	N29	NX_X2_P0_P_PIN_CKA_DAT_01_N	P18	GND
M42	NX_X1_PIN_P_P0_CKB_DAT_15_N	N31	NX_X2_P0_P_PIN_CKA_DAT_04_N	P20	NX_X2_PIN_P_P0_CKB_DAT_01_N
M44	GND	N33	GND	P22	GND
M46	NX_X1_PIN_P_P0_CKA_DAT_02_P	N35	NX_X2_P0_P_PIN_CKA_DAT_06_P	P24	NX_X2_PIN_P_P0_CKA_DAT_03_P
M48	GND	N37	NX_X2_P0_P_PIN_CKB_DAT_01_N	P26	NX_X2_PIN_P_P0_CKA_DAT_04_N
M50	NX_X1_P0_P_PIN_CKB_DAT_13_N	N39	GND	P28	GND
M52	GND	N41	NX_X1_PIN_P_P0_CKB_DAT_13_P	P30	GND
M54	NX_X1_P0_P_PIN_CKA_DAT_05_N	N43	NX_X1_PIN_P_P0_CKB_DAT_15_P	P32	GND
M56	NX_X1_P0_P_PIN_CKB_DAT_07_N	N45	NX_X1_PIN_P_P0_CKA_DAT_02_N	P34	NX_X2_P0_P_PIN_CKA_DAT_07_N
M58	NX_X1_P0_P_PIN_CKA_DAT_04_P	N47	GND	P36	NX_X2_P0_P_PIN_CKA_CLK_P
M60	GND	N49	NX_X1_P0_P_PIN_CKB_DAT_13_P	P38	GND
M62	GND	N51	NX_X1_P0_P_PIN_CKB_DAT_11_N	P40	NX_X1_PIN_P_P0_CKB_DAT_11_P
M64	DM_DDR2_BI_DQS_03_P	N53	GND	P42	NX_X1_PIN_P_P0_CKB_DAT_14_N
M66	DM_DDR2_BI_DQ_31	N55	NX_X1_P0_P_PIN_CKB_DAT_07_P	P44	GND
M68	GND	N57	GND	P46	NX_X1_PIN_P_P0_CKA_DAT_01_P
M70	DM_DDR0_BI_DQ_30	N59	NX_X1_P0_P_PIN_CKA_DAT_03_P	P48	GND
M72	DM_DDR0_BI_DQ_27	N61	NX_X1_P0_P_PIN_CKA_DAT_02_P	P50	NX_X1_P0_P_PIN_CKB_DAT_11_P
M74	GND	N63	GND	P52	GND
M76	DM_DDR0_P0_P_PIN_CKE_1	N65	GND	P54	NX_X1_P0_P_PIN_CKB_DAT_08_N
M78	DM_DDR0_P0_P_PIN_CKE_2	N67	DM_DDR2_BI_DQ_26	P56	NX_X1_P0_P_PIN_CKB_DAT_06_N
M80	DM_DDR0_PIN_P_P0_ERR_B	N69	GND	P58	NX_X1_P0_P_PIN_CKA_DAT_03_N



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
P60	NX_X1_P0_P_PIN_CKA_DAT_02_N	R49	GND	T38	GND
P62	GND	R51	NX_X1_P0_P_PIN_CKB_DAT_14_N	T40	NX_X1_PIN_P_P0_CKB_DAT_09_N
P64	GND	R53	NX_X1_P0_P_PIN_CKB_DAT_08_P	T42	NX_X1_PIN_P_P0_CKA_DAT_00_P
P66	DM_DDR2_BI_DQ_11	R55	NX_X1_P0_P_PIN_CKB_DAT_06_P	T44	GND
P68	DM_DDR2_BI_DQ_27	R57	GND	T46	NX_X1_PIN_P_P0_CKB_DAT_16_P
P70	GND	R59	NX_X1_P0_P_PIN_CKA_DAT_01_N	T48	GND
P72	DM_DDR0_BI_DQ_18	R61	NX_X1_P0_P_PIN_CKA_DAT_00_N	T50	NX_X1_P0_P_PIN_CKB_DAT_14_P
P74	GND	R63	GND	T52	GND
P76	DM_DDR0_P0_P_PIN_CKE_3	R65	DM_DDR2_BI_DQ_15	T54	NX_X1_P0_P_PIN_CKB_CLK_N
P78	DM_DDR0_P0_P_PIN_ACT_B	R67	DM_DDR2_BI_DQ_10	T56	NX_X1_P0_P_PIN_CKB_DAT_04_P
P80	DM_DDR0_P0_P_PIN_ADDR_12	R69	GND	T58	NX_X1_P0_P_PIN_CKA_DAT_01_P
P82	DM_DDR0_P0_P_PIN_ADDR_08	R71	DM_DDR0_BI_DQ_23	T60	NX_X1_P0_P_PIN_CKA_DAT_00_P
P84	DM_DDR2_P0_P_PIN_ADDR_13	R73	DM_DDR0_BI_DQ_19	T62	GND
P86	DM_DDR2_P0_P_PIN_ODT_0	R75	VDDR03_1P20	T64	DM_DDR2_BI_DQS_01_P
P88	DM_DDR2_P0_P_PIN_CS_B_2	R77	DM_DDR0_P0_P_PIN_BANK_GRP_1	T66	DM_DDR2_BI_DQ_14
R01	DM_DDR6_PIN_P_P0_ERR_B	R79	VDDR03_1P20	T68	GND
R03	VDDR47_1P20	R81	DM_DDR0_P0_P_PIN_ADDR_07	T70	DM_DDR0_BI_DQS_02_P
R05	DM_DDR6_P0_P_PIN_CKE_3	R83	GND	T72	DM_DDR0_BI_DQ_22
R07	GND	R85	DM_DDR2_P0_P_PIN_CS_B_3	T74	GND
R09	DM_DDR4_BI_DQ_17	R87	VDDR03_1P20	T76	DM_DDR0_P0_P_PIN_ADDR_09
R11	DM_DDR4_BI_DQ_20	R89	DM_DDR2_P0_P_PIN_ADDR_14	T78	DM_DDR0_P0_P_PIN_ADDR_11
R13	GND	T02	DM_DDR6_P0_P_PIN_ADDR_11	T80	DM_DDR0_P0_P_PIN_ADDR_06
R15	DM_DDR6_BI_DQ_10	T04	DM_DDR6_P0_P_PIN_ADDR_12	T82	DM_DDR0_P0_P_PIN_ADDR_05
R17	DM_DDR6_BI_DQ_14	T06	DM_DDR6_P0_P_PIN_BANK_GRP_0	T84	DM_DDR0_P0_P_PIN_ADDR_03
R19	GND	T08	GND	T86	DM_DDR0_P0_P_PIN_ADDR_02
R21	GND	T10	DM_DDR4_BI_DQ_21	T88	DM_DDR2_P0_P_PIN_ODT_2
R23	NX_X2_PIN_P_P0_CKA_DAT_03_N	T12	DM_DDR4_BI_DQS_02_N	U01	VDDR47_1P20
R25	NX_X2_PIN_P_P0_CKA_DAT_04_P	T14	GND	U03	DM_DDR6_P0_P_PIN_ADDR_08
R27	GND	T16	DM_DDR6_BI_DQ_15	U05	VDDR47_1P20
R29	GND	T18	DM_DDR6_BI_DQS_01_N	U07	DM_DDR6_P0_P_PIN_BANK_GRP_1
R31	GND	T20	GND	U09	GND
R33	GND	T22	GND	U11	DM_DDR4_BI_DQS_02_P
R35	NX_X2_P0_P_PIN_CKA_DAT_07_P	T24	NX_X2_PIN_P_P0_CKA_DAT_01_P	U13	DM_DDR4_BI_DQS_11_P
R37	NX_X2_P0_P_PIN_CKA_CLK_N	T26	NX_X2_PIN_P_P0_CKA_DAT_00_P	U15	GND
R39	GND	T28	NX_X2_PIN_P_P0_CKA_DAT_02_N	U17	DM_DDR6_BI_DQS_01_P
R41	NX_X1_PIN_P_P0_CKB_DAT_11_N	T30	NX_X2_PIN_P_P0_CKB_DAT_15_P	U19	DM_DDR6_BI_DQS_10_P
R43	NX_X1_PIN_P_P0_CKB_DAT_14_P	T32	GND	U21	GND
R45	NX_X1_PIN_P_P0_CKA_DAT_01_N	T34	NX_X2_P0_P_PIN_CKA_DAT_05_N	U23	NX_X2_PIN_P_P0_CKA_DAT_01_N
R47	GND	T36	NX_X2_P0_P_PIN_CKA_DAT_08_N	U25	NX_X2_PIN_P_P0_CKA_DAT_00_N



Pin Number	Signal	Pin Number	Signal	Pin Number	Signal
U27	GND	V16	GND	W05	DM_DDR6_P0_P_PIN_ADDR_01
U29	NX_X2_PIN_P_P0_CKA_DAT_02_P	V18	DM_DDR6_BI_DQS_10_N	W07	VDDR47_1P20
U31	NX_X2_PIN_P_P0_CKB_DAT_15_N	V20	DM_DDR6_BI_DQ_08	W09	DM_DDR6_P0_P_PIN_ADDR_04
U33	GND	V22	GND	W11	GND
U35	NX_X2_P0_P_PIN_CKA_DAT_05_P	V24	GND	W13	DM_DDR4_BI_DQ_19
U37	NX_X2_P0_P_PIN_CKB_DAT_08_P	V26	NX_X2_PIN_P_P0_CKB_DAT_12_P	W15	DM_DDR4_BI_DQ_22
U39	GND	V28	NX_X2_PIN_P_P0_CKB_DAT_13_P	W17	GND
U41	NX_X1_PIN_P_P0_CKB_DAT_09_P	V30	NX_X2_PIN_P_P0_CKB_DAT_11_P	W19	DM_DDR6_BI_DQ_09
U43	NX_X1_PIN_P_P0_CKA_DAT_00_N	V32	GND	W21	DM_DDR6_BI_DQ_12
U45	NX_X1_PIN_P_P0_CKB_DAT_16_N	V34	NX_X2_P0_P_PIN_CKA_DAT_09_N	W23	GND
U47	GND	V36	NX_X2_P0_P_PIN_CKA_DAT_10_N	W25	NX_X2_PIN_P_P0_CKB_DAT_12_N
U49	GND	V38	GND	W27	GND
U51	NX_X1_P0_P_PIN_CKB_DAT_15_P	V40	NX_X1_PIN_P_P0_CKB_CLK_P	W29	NX_X2_PIN_P_P0_CKB_DAT_13_N
U53	NX_X1_P0_P_PIN_CKB_CLK_P	V42	NX_X1_PIN_P_P0_CKB_DAT_08_P	W31	NX_X2_PIN_P_P0_CKB_DAT_11_N
U55	NX_X1_P0_P_PIN_CKB_DAT_04_N	V44	GND	W33	GND
U57	GND	V46	NX_X1_PIN_P_P0_CKB_DAT_12_N	W35	NX_X2_P0_P_PIN_CKA_DAT_09_P
U59	NX_X1_P0_P_PIN_CKB_DAT_02_P	V48	GND	W37	NX_X2_P0_P_PIN_CKA_DAT_10_P
U61	GND	V50	NX_X1_P0_P_PIN_CKB_DAT_15_N	W39	GND
U63	DM_DDR2_BI_DQS_10_N	V52	GND	W41	NX_X1_PIN_P_P0_CKB_CLK_N
U65	DM_DDR2_BI_DQS_01_N	V54	NX_X1_P0_P_PIN_CKB_DAT_05_N	W43	NX_X1_PIN_P_P0_CKB_DAT_08_N
U67	GND	V56	NX_X1_P0_P_PIN_CKB_DAT_03_P	W45	NX_X1_PIN_P_P0_CKB_DAT_12_P
U69	DM_DDR0_BI_DQS_11_N	V58	NX_X1_P0_P_PIN_CKB_DAT_02_N	W47	GND
U71	DM_DDR0_BI_DQS_02_N	V60	GND	W49	GND
U73	GND	V62	DM_DDR2_BI_DQ_09	W51	NX_X1_P0_P_PIN_CKB_DAT_16_N
U75	GND	V64	DM_DDR2_BI_DQS_10_P	W53	NX_X1_P0_P_PIN_CKB_DAT_05_P
U77	DM_DDR0_P0_P_PIN_ADDR_04	V66	GND	W55	NX_X1_P0_P_PIN_CKB_DAT_03_N
U79	DM_DDR0_P0_P_PIN_ADDR_01	V68	DM_DDR0_BI_DQ_16	W57	GND
U81	VDDR03_1P20	V70	DM_DDR0_BI_DQS_11_P	W59	GND
U83	DM_DDR0_P0_P_PIN_CLK_0_N	V72	GND	W61	DM_DDR2_BI_DQ_13
U85	VDDR03_1P20	V74	DM_DDR0_BI_DQ_54	W63	DM_DDR2_BI_DQ_08
U87	DM_DDR0_P0_P_PIN_CLK_1_N	V76	GND	W65	GND
U89	GND	V78	GND	W67	DM_DDR0_BI_DQ_20
V02	DM_DDR6_P0_P_PIN_ADDR_05	V80	DM_DDR0_P0_P_PIN_ADDR_14	W69	DM_DDR0_BI_DQ_17
V04	DM_DDR6_P0_P_PIN_ADDR_06	V82	DM_DDR0_P0_P_PIN_ADDR_10	W71	GND
V06	DM_DDR6_P0_P_PIN_ADDR_07	V84	DM_DDR0_P0_P_PIN_CLK_0_P	W73	DM_DDR0_BI_DQ_55
V08	DM_DDR6_P0_P_PIN_ADDR_09	V86	DM_DDR0_P0_P_PIN_CLK_1_P	W75	GND
V10	GND	V88	DM_DDR0_P0_P_PIN_PAR	W77	GND
V12	DM_DDR4_BI_DQS_11_N	W01	DM_DDR6_P0_P_PIN_ADDR_03	W79	GND
V14	DM_DDR4_BI_DQ_18	W03	VDDR47_1P20	W81	DM_DDR0_P0_P_PIN_ODT_2



Pin Number	Signal
W83	VDDR03_1P20
W85	DM_DDR0_PIN_P_P0_EVENT_B
W87	GND
W89	DM_DDR0_P0_P_PIN_BANK_ADR_1
Y02	DM_DDR6_P0_P_PIN_ADDR_02
Y04	DM_DDR6_P0_P_PIN_CLK_0_N
Y06	DM_DDR6_P0_P_PIN_CLK_1_N
Y08	DM_DDR6_P0_P_PIN_BANK_ADR_1
Y10	DM_DDR6_P0_P_PIN_ADDR_10
Y12	GND
Y14	DM_DDR4_BI_DQ_23
Y16	DM_DDR4_BI_DQ_12
Y18	GND
Y20	DM_DDR6_BI_DQ_13
Y22	DM_DDR6_BI_DQ_04
Y24	GND
Y26	NX_X2_PIN_P_P0_CKB_DAT_10_P
Y28	NX_X2_PIN_P_P0_CKB_DAT_00_P
Y30	NX_X2_PIN_P_P0_CKB_DAT_14_N
Y32	GND
Y34	NX_X2_P0_P_PIN_CKA_DAT_11_N
Y36	NX_X2_P0_P_PIN_CKA_DAT_12_N
Y38	GND
Y40	NX_X1_PIN_P_P0_CKB_DAT_06_P
Y42	NX_X1_PIN_P_P0_CKB_DAT_07_P
Y44	GND
Y46	NX_X1_PIN_P_P0_CKB_DAT_10_P
Y48	GND
Y50	NX_X1_P0_P_PIN_CKB_DAT_16_P
Y52	GND
Y54	NX_X1_P0_P_PIN_CKB_DAT_01_N
Y56	NX_X1_P0_P_PIN_CKB_DAT_00_P
Y58	GND
Y60	DM_DDR2_BI_DQ_03
Y62	DM_DDR2_BI_DQ_12
Y64	GND
Y66	DM_DDR0_BI_DQ_11
Y68	DM_DDR0_BI_DQ_21
Y70	GND

Pin Number	Signal
Y72	GND
Y74	GND
Y76	DM_DDR3_BI_DQ_20
Y78	DM_DDR3_BI_DQ_21
Y80	GND
Y82	DM_DDR0_P0_P_PIN_CHIPID_1
Y84	DM_DDR0_P0_P_PIN_CS_B_2
Y86	DM_DDR0_P0_P_PIN_ADDR_00
Y88	DM_DDR0_P0_P_PIN_BANK_ADR_0



Glossary

AES	Advanced Encryption Standard
APSS	Analog power subsystem sweep
ASIC	Application-specific integrated circuit
AVS	Adaptive voltage scaling
BEOL	Back-end of the line
BMC	Baseboard management controller
CAPI	Coherent accelerator processor interface
CAPP	Coherent accelerator processor proxy
CDR	Clock and data recovery
CMOS	Complementary metal–oxide–semiconductor
CRB	Customer reference board
CRC	Cyclic redundancy check
CTLE	Continuous time linear equalizer
DAC	Digital-to-analog converter
DDR	Double data rate
DFE	Decision feedback equalizer
DIMM	Dual in-line memory module
DMA	Direct memory attach
DRAM	Dynamic random-access memory
DTS	Digital thermal sensor
ECO	Extended cache option
ECRC	End-to-end CRC
EDI	Elastic differential I/O
EEH	Enhance error handling
EI4	Elastic interface 4
ET	Early time
eVRM	External voltage regulator module
FBC	Fabric controller

FC PLGA	Flip-chip plastic land grid array
FFE	Feed-forward equalizer
FPGA	Field-programmable gate array
FRU	Field replaceable unit
FSI	FRU service interface
GTps	Gigatransfers per second
GPU	Graphics processing unit
HCSL	Host clock signal level
HSS	High-speed serial
I ² C	Inter-integrated circuit
IEEE	Institute of Electrical and Electronics Engineers
IODA	I/O Design Architecture
IP	Intellectual property
ISA	Instruction set architecture
iVRM	Internal voltage regulator module
JEDEC	Formerly the Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
LED	Light-emitting diode
LGA	Land grid array
LPAR	Logical partition
LPC	Low pin count bus or lowest point of coherency
LRDIMM	Load-reduced dual in-line memory module
LSI	Level signalled interrupt
LSSD	Level-sensitive scan design
LTE	Long-tail equalizer
MFSI	Master FSI
MPUL	Most-positive up level
MSI	Message signalled interrupt
Mux	Multiplexer



NPU	NVLink processing unit
OCC	On-chip controller
PAPR	Power Architecture Platform Reference
PBA	Per buffer addressability mode
PCIe	Peripheral Component Interconnect Express
PDA	Per DRAM addressability mode
PE	Partitionable endpoints
PEC	PCI Express controller
PHB	PCI Host Bridge
PHY	Physical layer
PLL	Phase-locked loop
PMC	Power management control
PMCR	Power Management Control Register
PMICR	Power Management Idle Control Register
PMSR	Power Management Status Register
POL	Point of load
PPE	Programmable PowerPC-lite engine
PPM	Parts per million
PRBS	Pseudo-random binary sequence
PSI	Processor support interface
PVR	Processor Version Register
QR	Quad rank
RC	Root complex
RDC	Regulator design current
RDIMM	Registered dual in-line memory module
RDP	Regulator design power
RX	Receive
SBE	Self-boot engine
SC	Small core



Datasheet

OpenPOWER

POWER9 LaGrange Single-Chip Module

SCM	Single-chip module
SCOM	Scan communications
SEEPROM	Serial electrically erasable programmable read-only memory
SerDes	Serializer/deserializer
SMP	Symmetric multiprocessor
SMT	Simultaneous multithreading
SHA	Secure hash algorithm
SOI	Silicon-on-insulator
SPI	Serial peripheral interconnect
SPR	Special Purpose Register
SRAM	Static random access memory
SST	Source series terminated
SSC	Single small core
TCE	Translation control entry
TDC	Thermal design current
TDP	Thermal design power
TDR	Time domain reflectometer
T _A	Thermal junction temperature
T _J	Thermal junction temperature
TLP	Transaction layer packet
TPM	Trusted platform module
TX	Transmit
UPS	Uninterrupted power system
USC	Unpaired small core
VID	Voltage ID
VPD	Vital product data
VRM	Voltage regulator module