## IBM

# POWER9 Processor SCM Hardware Errata Notice DD 2.2

# OpenPOWER



© Copyright International Business Machines Corporation 2018, 2019

Printed in the United States of America April 2019

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corp., registered in many jurisdictions worldwide. Other product and service names might be trademarks of IBM or other companies. A current list of IBM trademarks is available on the Web at "Copyright and trademark information" at <a href="https://www.ibm.com/legal/copytrade.shtml">www.ibm.com/legal/copytrade.shtml</a>.

The OpenPOWER word mark and the OpenPOWER Logo mark, and related marks, are trademarks and service marks licensed by OpenPOWER.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

This document is intended for the development of technology products compatible with Power Architecture®. You may use this document, for any purpose (commercial or personal) and make modifications and distribute; however, modifications to this document may violate Power Architecture and should be carefully considered. Any distribution of this document or its derivative works shall include this Notice page including but not limited to the IBM warranty disclaimer and IBM liability limitation. No other licenses (including patent licenses), expressed or implied, by estoppel or otherwise, to any intellectual property rights are granted by this document.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. IBM makes no representations or warranties, either express or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, or that any practice or implementation of the IBM documentation will not infringe any third party patents, copyrights, trade secrets, or other rights. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems 294 Route 100, Building SOM4 Somers, NY 10589-3216

The IBM home page can be found at ibm.com®.

Version 1.2 19 April 2019—IBM Confidential



#### Introduction

For the design revision levels specified (DD 2.2), this document identifies differences between the actual operation of the IBM® POWER9™ processor <u>SCM</u> devices and the system design described in the POWER9 User Manual and Datasheets. Differences that are not visible to the user are not described.

#### Notes:

- Some of the workarounds described in this document might involve the use of IBM modules to affect, or to reduce the effect of, the erratum. These modules are typically supplied with the POWER9 devices. If, however, you do not have the module required for a workaround, contact IBM to acquire it.
- This is a working document. Check regularly with your IBM technical representative to verify that you have the most current version. For more information, contact <a href="mailto:OpenPOWER@us.ibm.com">OpenPOWER@us.ibm.com</a>.

#### **Revision Levels Covered**

This document includes information about errata that apply to the following design revision levels:

• POWER9 processor SCM revision DD 2.2 and later

This document does not contain information about POWER9 processor levels before DD 2.2. Any statements in this document about other revision levels of these products are for reference only. For errata information about these revision levels, see the current Errata Notice for the specific revision of the product.

## **Errata Categories**

Each erratum is assigned to a category numbered 1 - 5 based on its impact on system performance and the ability of any proposed workaround to minimize that impact. *Table 1* explains the meaning of each category.

Table 1. Errata Categories

Errata Category	Definition	
1	Major impact; no workaround available. An erratum is said to have a major impact if it results in a system crash, a hard failure, an unrecoverable soft failure, significant performance degradation, or the storage of incorrect data.	
2	Major impact; workaround is impractical to implement, or a substantial risk exists of encountering the same problem or additional problems, including performance issues, after the workaround is implemented.	
3	Major impact; workaround available. Application of the workaround either eliminates the problem, or reduces it to a minor impact issue.	
4	Minor impact; no workaround available. An erratum is said to have a minor impact if it results in slight-to-moderate performance degradation or is a functional variance from the specification.	
5	Minor impact; workaround is available. An erratum is said to have a minor impact if it results in slight-to-moderate performance degradation or is a functional variance from the specification. Application of the workaround eliminates the problem.	



## **Terminology**

The following section headings and terms are used in this document:

Erratum #n The errata are numbered sequentially.

Erratum An erratum is any difference between the actual operation of the specific design

revision level and the design specification.

Abstract The abstract is a brief description of the erratum.

CQ ID Common queue ID.

Impact A category is assigned to an erratum based on its impact on system performance

and the ability of any proposed workaround to minimize that impact. See Table 1

on page 3.

Published Date The date that the erratum was first published.

Applies to Indicates which devices and revision levels are affected by the erratum.

Status This is the current status of the erratum discussion and the current plan for the

future.

Workarounds This section lists any actions that customers can take to reduce or eliminate the

effects of the erratum. These actions supplement any workarounds embedded in the IBM code. If you are not using the operating system or firmware supplied or

recommended by IBM, contact <a href="mailto:OpenPOWER@us.ibm.com">OpenPOWER@us.ibm.com</a>.

### **Summary of Errata**

Table 2 summarizes the errata described in this document.

Table 2. Summary of Errata

Erratum Number	Abstract	Errata Category	Workaround Available?	See Page
1	The <b>DAWR</b> feature is disabled on DD2.2.	2	No	5
2	Possible system hang can occur.	5	Yes	5
3	Problem with the <b>mftexasr</b> instruction in <u>TM</u> suspend mode.	4	No	6
4	Disable_pb_tce_arbitration of the pbcqhwcfg Register must be set to '1'.	4	Yes	6
5	Enhanced peer-to-peer mode is not supported.	4	Yes	7
6	The <b>armwf*</b> commands only work on cache-line addresses. The <b>armwf_dec_b</b> is not supported	4	Yes	7
7	All <u>PMU</u> events that measure reload latency (PM_MRK_DATA_FROM_*_CYC) overcount the latency of marked noncacheable loads.	4	No	8



#### Erratum #1: DAWR feature is disabled on DD2.2

Abstract: The **DAWR** feature is disabled on DD2.2.

CQ ID None.

Impact: Category 2. Major impact; workaround is impractical to implement, or a substantial

risk exists of encountering the same problem or additional problems, including performance issues, after the workaround is implemented. The **DAWR** feature

does not work on DD2.2.

Published Date: 12 February 2018.

Applies To: POWER9 processor SCM.

Status: Permanent errata.

Workaround None.

#### Erratum #2: System hang can occur

Abstract: Possible system hang can occur. Conditions exist where a thread can starve out a

neighbor thread.

CQ ID None.

Impact: Category 5. Minor impact; workaround is available. An erratum is said to have a

minor impact if it results in slight-to-moderate performance degradation or is a functional variance from the specification. Application of the workaround eliminates the

problem.

Published Date: 12 February 2018.

Applies To: POWER9 processor SCM.

Status: Permanent errata.

Workaround: The <u>HDEC</u> should not be set for longer than 5 seconds. Taking a decrementer

interrupt prevents the hang condition.



## Erratum #3: The mftexasr instruction in TM suspend mode

Abstract: Problem with the **mftexasr** instruction in <u>TM</u>. When the **mftexasr** instruction is

executed in suspend mode unpredictable data can be returned.

CQ ID None.

Impact: Category 4. Minor impact; no workaround available. An erratum is said to have a

minor impact if it results in slight-to-moderate performance degradation or is a functional variance from the specification. Unpredictable data can be returned when the

**mftexasr** instruction is executed in suspend mode.

Published Date: 12 February 2018.

Applies To: POWER9 processor SCM.

Status: Permanent errata.

Workaround: None.

## Erratum #4: Bit disable\_pb\_tce\_arbitration Must Always be On

Abstract: The disable\_pb\_tce\_arbitration bit must always be on.

CQ ID HW368162.

Impact: Category 4. Minor impact; a workaround is available. These are less severe

problems in that they might occur less frequently or have fewer side effects. There is a workaround available for the problem. The workaround might or

might not be sufficient as a permanent fix.

Published Date: 05 April 2017.

Applies to: POWER9 processor SCM.

Status: No fix is planned.

Workaround: This mode should be set to '1' in the register PBCQHWCFG, bit 60. Change to

the initialization sequence.



#### Erratum #5: Enhanced peer-to-peer mode not supported

Abstract: Enhanced peer-to-peer (P2P) mode is not supported.

CQ ID HW400810.

Impact: Category 4. Minor impact; a workaround is available. These are less severe

problems in that they might occur less frequently or have fewer side effects. There is a workaround available for the problem. The workaround might or

might not be sufficient as a permanent fix.

Published Date: 05 April 2017.

Applies to: POWER9 processor SCM.

Status: No fix is planned.

Workaround: Use normal peer-to-peer mode. Documentation of enhanced peer-to-peer mode

has been removed.

## Erratum #6: ARMWF\* commands only work on cache-line address boundaries

Abstract: The **armwf\*** commands only work on cache-line address boundaries.

CQ ID HW403589.

Impact: Category 4. Minor impact; a workaround is available. These are less severe

problems in that they might occur less frequently or have fewer side effects. There is a workaround available for the problem. The workaround might or

might not be sufficient as a permanent fix.

Published Date: 05 April 2017.

Applies to: POWER9 processor SCM.

Status: No fix is planned.

Workaround: Only use armwf\* commands on cache-line boundaries. Because of this restric-

tion, it is not possible to use the armwf\_dec\_b command.



## Erratum #7: All PMU events that measure reload latency overcount latency of marked noncacheable loads

Abstract: All PMU events that measure reload latency (PM MRK DATA FROM \* CYC)

overcount the latency of marked noncacheable loads.

Impact: Category 4. Minor impact; no workaround available. An erratum is said to have a

minor impact if it results in slight-to-moderate performance degradation or is a func-

tional variance from the specification.

**Published Date:** 19 April 2019

**Applies To:** POWER9 processor <u>SCM</u> (all releases)

Status: A fix is planned for the POWER10 processor.

#### **Description**

Marked reload-source cycle events are intended to count cycles from the time a marked L1 miss is reported until the time the corresponding reload arrives at the core. An internal latch is set when the marked L1 miss occurs, and it is cleared when the reload occurs. However, for noncacheable loads, this latch is not cleared at reload time. The latch remains set until the next marked reload occurs. This results in overcounting for the following events whenever noncacheable loads are eligible for marking with either random instruction sampling or random event sampling:

PM MRK DATA FROM DL2L3 MOD CYC

PM MRK DATA FROM DL2L3 SHR CYC

PM MRK DATA FROM DL4 CYC

PM\_MRK\_DATA\_FROM\_DMEM\_CYC

PM\_MRK\_DATA\_FROM\_L2\_1\_MOD\_CYC

PM MRK DATA FROM L2 1 SHR CYC

PM\_MRK\_DATA\_FROM\_L2\_CYC

PM MRK DATA FROM L2 DISP CONFLICT LDHITST CYC

PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER\_CYC

PM MRK DATA FROM L2 MEPF CYC

PM MRK DATA FROM L2MISS CYC

PM\_MRK\_DATA\_FROM\_L2\_NO\_CONFLICT\_CYC

PM\_MRK\_DATA\_FROM\_L3\_1\_ECO\_MOD\_CYC

PM MRK DATA FROM L3 1 ECO SHR CYC

PM MRK DATA FROM L3 1 MOD CYC

PM\_MRK\_DATA\_FROM\_L3\_1\_SHR\_CYC

PM MRK DATA FROM L3 CYC

PM MRK DATA\_FROM\_L3\_DISP\_CONFLICT\_CYC

PM MRK DATA FROM L3 MEPF CYC

PM MRK DATA FROM L3MISS CYC

PM\_MRK\_DATA\_FROM\_L3\_NO\_CONFLICT\_CYC

PM\_MRK\_DATA\_FROM\_LL4\_CYC

PM\_MRK\_DATA\_FROM LMEM CYC

PM\_MRK\_DATA\_FROM\_MEMORY\_CYC

PM\_MRK\_DATA\_FROM\_OFF\_CHIP\_CACHE\_CYC PM\_MRK\_DATA\_FROM\_ON\_CHIP\_CACHE\_CYC



PM\_MRK\_DATA\_FROM\_RL2L3\_MOD\_CYC
PM\_MRK\_DATA\_FROM\_RL2L3\_SHR\_CYC
PM\_MRK\_DATA\_FROM\_RL4\_CYC
PM\_MRK\_DATA\_FROM\_RMEM\_CYC
PM\_MRK\_LD\_MISS\_EXPOSED\_CYC
PM\_MRK\_LD\_MISS\_L1\_CYC

To estimate the reliability of these latency events, the following event can be counted for the application of interest. This event shows the total number of unmarked noncacheable loads. A high value indicates probable inaccuracies for the latency events.

• PM\_LD\_CACHE\_INHIBITED

#### Workaround

No workaround is available.

Hardware Errata Notice
OpenPOWER
POWER9 Processor SCM





## **Revision Log**

Each release of this document supersedes all previously released versions. The revision log lists all significant changes made to the document since its initial release. In the rest of the document, change bars in the margin indicate that the adjacent text was modified from the previous release of this document.

Revision Date	Description
19 December 2018	Version 1.2.  Revised Table 2 Summary of Errata on page 4.  Added Erratum #7: All PMU events that measure reload latency overcount latency of marked non-cacheable loads on page 8.
29 June 2018	Version 1.1.  Added Erratum #4: Bit disable_pb_tce_arbitration Must Always be On on page 6.  Added Erratum #5: Enhanced peer-to-peer mode not supported on page 7.  Added Erratum #6: ARMWF* commands only work on cache-line address boundaries on page 7.
19 March 2018	Version 1.0 (initial release).