Monza
Revision as of 09:58, 6 September 2022 by JeremyRand (talk | contribs) (→External Links: Add WikiChip link)
Monza | |
---|---|
Processor | POWER9 |
Chip | Nimbus |
Maximum base clock | - |
Maximum WOF clock | - |
Maximum TDP | - |
PCIe controllers (PEC) | - |
PCIe generation | 4 |
Maximum PCIe lanes | 34 |
Maximum PCIe endpoints | - |
CAPI 2.0 interfaces | - |
OpenCAPI/NVLink lanes | 48 |
OpenCAPI interfaces | 6 |
NVLink interfaces | 3 |
Configurations
Known Nimbus-Monza parts[1]:
- 00NJ261
- 00UL016
- 00UL017
- 00UL018
- 00UL020
- 00UL021