



POWER8 Processor for the Single-Chip Module Datasheet

OpenPOWER

Version 2.4
8 August 2018



© Copyright International Business Machines Corporation 2014, 2018

Printed in the United States of America August 2018

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corp., registered in many jurisdictions worldwide. Other product and service names might be trademarks of IBM or other companies. A current list of IBM trademarks is available on the Web at “Copyright and trademark information” at www.ibm.com/legal/copytrade.shtml.

Intel, Intel logo, Intel Inside, Intel Inside logo, Intel Centrino, Intel Centrino logo, Celeron, Intel Xeon, Intel SpeedStep, Itanium, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

The OpenPOWER word mark and the OpenPOWER Logo mark, and related marks, are trademarks and service marks licensed by OpenPOWER.

Linux is a trademark of Linus Torvalds in the United States, other countries, or both.

Other company, product, and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

This document is intended for the development of technology products compatible with Power Architecture®. You may use this document, for any purpose (commercial or personal) and make modifications and distribute; however, modifications to this document may violate Power Architecture and should be carefully considered. Any distribution of this document or its derivative works shall include this Notice page including but not limited to the IBM warranty disclaimer and IBM liability limitation. No other licenses (including patent license), expressed or implied, by estoppel or otherwise, to any intellectual property rights are granted by this document.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN “AS IS” BASIS. IBM makes no representations or warranties, either express or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, or that any practice or implementation of the IBM documentation will not infringe any third party patents, copyrights, trade secrets, or other rights. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems
294 Route 100, Building SOM4
Somers, NY 10589-3216

The IBM home page can be found at ibm.com®.

Version 2.4
8 August 2018

Contents

List of Figures	5
List of Tables	7
Revision Log	9
1. Introduction	13
1.1 Processor Feature Summary	13
1.2 Supported Technologies	14
1.3 Interfaces	14
1.4 Power Management Support	14
1.5 Thermal Specification	15
1.6 Signals	15
1.7 Electrical	15
1.8 Package Support	15
1.9 Processor Version Register	15
1.10 Marking Specification	15
1.11 Conventions	16
1.11.1 Representation of Numbers	16
1.11.2 Bit Significance	16
1.11.3 Other Conventions	16
1.12 Related Documents and Models	16
2. Technologies	17
2.1 General Parameters	17
3. Interfaces	19
3.1 Service Interfaces	19
3.2 Supported Processor Interfaces	19
3.2.1 Bus Highlights	20
3.3 PCI Express Controller	21
3.3.1 Specification Compliance	21
3.3.2 PEC Feature Summary	21
3.3.3 Supported Configuration	22
3.3.4 PCIe Bus	22
3.4 SMP Bus	24
3.5 DMI Bus	24
4. Power Management	25
4.1 Power Gating and On-Chip, Per-Core Voltage Regulation	25
4.2 Efficient Power Supply Oversubscription Capability	25
4.3 Chip Hardware Power-Management Features	27
4.3.1 Chiplet Voltage Control	27
4.3.2 Chip-Level Voltage Control Sequencing	27



4.3.3 SPIVID VRM Control Sequencing	27
4.4 System Power Sequencing	28
5. Signals	29
5.1 Pin Naming Convention	30
5.2 Signals by Group	31
5.2.1 Voltage and Ground Signals	31
5.2.2 PLL and Reference Clock Signals	33
5.2.3 Test Signals	34
5.2.4 Control Signals	36
5.2.5 LPC Bus Signals	37
5.2.6 FSI Signals	38
5.2.7 SPI Signals	40
5.2.8 I ² C Signals	41
5.2.9 Time-of-Day Signal	42
5.2.10 Thermal Diode and Monitor Signals	42
5.2.11 DMI Signals	45
5.2.12 A Bus Signals	51
5.2.13 PCIe Bus Signals	55
5.2.14 PSI Signals	58
5.2.15 Miscellaneous Signals	59
6. Electrical Characteristics	61
6.1 Frequency Domains	61
6.2 DC Electrical Characteristics	63
6.2.1 Frequencies and TDP	63
6.2.2 Miscellaneous Signals	64
6.3 AC Electrical Characteristics	64
6.3.1 Clock AC Specifications	64
6.3.2 Differential Reference Clock Measurements	67
6.3.3 FSI AC Specifications	70
6.3.4 SPI AC Specifications	72
7. Mechanical Specifications	73
7.1 Single-Chip Module	73
7.2 Electrostatic Discharge Considerations	73
7.3 Mechanical Drawings	74
7.4 Pinout	74
Glossary	97

List of Figures

Figure 1-1.	POWER8 Pinout Map	13
Figure 4-1.	Oversubscriptions versus Response Time	26
Figure 6-1.	Differential (HCSL) Reference Clock Waveform (System and PCIe)	65
Figure 6-2.	Single-Ended Measurement Points for Absolute Cross Points and Swing	66
Figure 6-3.	Single-Ended Measurement Points for Delta Cross Point	67
Figure 6-4.	Differential Measurement Points for Duty Cycle and Period	67
Figure 6-5.	Differential Measurement Points for Rise and Fall Times	67
Figure 6-6.	Differential Measurement Points for Ringback	68
Figure 6-7.	Single-Ended Processor Reference Clocks (Voltage and Transition Time Measurement Points)	69
Figure 6-8.	Single-Ended Processor Reference Clocks (Period and Duty-Cycle Measurement Points) ..	69



List of Tables

Table 1-1.	POWER8 Processor Version Register	15
Table 2-1.	POWER8 SCM Technology	17
Table 3-1.	Interface Operational Mode Definitions	20
Table 3-2.	A Bus and Memory Bus Highlights	20
Table 3-3.	Supported I/O Configurations	22
Table 3-4.	PCIe Interface Signals	23
Table 4-1.	System Power Sequencing	28
Table 5-1.	Signal Type Notation	29
Table 5-2.	Signal Buffer Type Notation	29
Table 5-3.	Voltage and Ground Signals	31
Table 5-4.	PLL Signals	33
Table 5-5.	Reference Clocks	33
Table 5-6.	I/O Minikerf Test Signals	34
Table 5-7.	Test Signals	35
Table 5-8.	Control Signals	36
Table 5-9.	LPC Bus Signals	37
Table 5-10.	FSI Signals	38
Table 5-11.	SPI Signals	40
Table 5-12.	I ² C Signals	41
Table 5-13.	Time-of-Day and Bus Synchronization Signal	42
Table 5-14.	Thermal Diodes and Monitor Signals	42
Table 5-15.	DMI Signals	45
Table 5-16.	A Bus Signals	51
Table 5-17.	PCIe Bus Signals	55
Table 5-18.	PSI Signals	58
Table 5-19.	JTAG Signals	59
Table 6-1.	POWER8/POWER8 memory buffer Frequency Domains	61
Table 6-2.	Frequencies and TDP	63
Table 6-3.	I ² C DC Voltage	64
Table 6-4.	Differential Reference Clock DC and AC Specification	65
Table 6-5.	DC and AC Specifications	68
Table 6-6.	FSI Electrical Specification	70
Table 6-7.	Default FSI Settings	71
Table 6-8.	SPI AC Specification	72
Table 6-9.	Default SPI Settings	72
Table 7-1.	SCM Features	73
Table 7-2.	ESD Stress Qualification	73
Table 7-3.	SCM Pin List	75



Revision Log

Each release of this document supersedes all previously released versions. The revision log lists all significant changes made to the document since its initial release. In the rest of the document, change bars in the margin indicate that the adjacent text was modified from the previous release of this document.

Revision Date	Description
8 August 2018	Version 2.4. <ul style="list-style-type: none"> Revised <i>Table 6-2 Frequencies and TDP</i> on page 63.
5 December 2017	Version 2.3. <ul style="list-style-type: none"> Revised the notes in <i>Table 3-4 PCIe Interface Signals</i> on page 23. Revised <i>Table 6-2 Frequencies and TDP</i> on page 63.
26 September 2017	Version 2.2. <ul style="list-style-type: none"> Revised <i>Table 3-3 Supported I/O Configurations</i> on page 22. Revised <i>Section 3.3.4 PCIe Bus</i> on page 22. Revised the table caption in <i>Table 3-4 PCIe Interface Signals</i> on page 23. Revised the <i>Glossary</i> on page 97.
8 May 2017	Version 2.1. <ul style="list-style-type: none"> Updated a URL hyperlink to the IBM Portal for OpenPOWER throughout the document. Revised <i>Section 1 Introduction</i> on page 13. Revised <i>Section 1.2 Supported Technologies</i> on page 14. Revised <i>Section 1.3 Interfaces</i> on page 14. Revised <i>Section 1.10 Marking Specification</i> on page 15. Revised <i>Section 3.3.1 Specification Compliance</i> on page 21. Updated <i>Table 7-2 ESD Stress Qualification</i> on page 73. Updated the <i>Glossary</i> on page 97.
24 January 2017	Version 2.0. <ul style="list-style-type: none"> Revised <i>Table 2-1 POWER8 SCM Technology</i> on page 17. Revised <i>Table 6-2 Frequencies and TDP</i> on page 63. Revised <i>Table 7-1 SCM Features</i> on page 73.
8 December 2016	Version 1.9. <ul style="list-style-type: none"> Added a part number to <i>Table 6-2 Frequencies and TDP</i> on page 63.
14 October 2016	Version 1.8. <ul style="list-style-type: none"> Changed FSI0 Clock to FSI Slave Clock and FSI0 Data to FSI Slave Data in <i>Table 5-10 FSI Signals</i> on page 38. Changed FSI0 Clock to FSI Slave Clock and FSI0 Data to FSI Slave Data in <i>Table 6-6 FSI Electrical Specification</i> on page 70.
5 April 2016	Version 1.7. <ul style="list-style-type: none"> Updated a note in <i>Table 3-4 PCIe Interface Signals</i> on page 23.
11 March 2016	Version 1.6. <ul style="list-style-type: none"> Corrected the MM_M1_P_PIN_CKC_DAT_15_N pin assignment in <i>Table 5-15 DMI Signals</i> on page 45. Added notes 1 and 2 to <i>Table 5-19 JTAG Signals</i> on page 59.



Revision Date	Description
29 February 2016	<p>Version 1.5.</p> <ul style="list-style-type: none"> • Changed dc to DC throughout. • Changed ac to AC throughout. • Revised <i>Section 3.3.4 PCIe Bus</i> on page 22. • Added a note to <i>Table 3-4 PCIe Interface Signals</i> on page 23. • Reworded a sentence in <i>Section 4.2 Efficient Power Supply Oversubscription Capability</i> on page 25. • Revised a note in <i>Table 5-10 FSI Signals</i> on page 38. • Added a note to signals TS_CT_P_PIN_TDIODE_A5, TS_CT_P_PIN_TDIODE_C5, TS_CT_P_PIN_TDIODE_A13, and TS_CT_P_PIN_TDIODE_C13 in <i>Table 5-14 Thermal Diodes and Monitor Signals</i> on page 42. • Updated the <i>Glossary</i> on page 97.
4 January 2016	<p>Version 1.4.</p> <ul style="list-style-type: none"> • Revised <i>Section 1.1 Processor Feature Summary</i> on page 13. • Revised <i>Section 1.4 Power Management Support</i> on page 14. • Revised <i>Section 1.12 Related Documents and Models</i> on page 16. • Revised <i>Table 2-1 POWER8 SCM Technology</i> on page 17. • Added a note and the PE_PIN_P_E0_CK1_DAT_[00..07]_[P/N] pins to <i>Table 3-4 PCIe Interface Signals</i> on page 23. • Revised <i>Section 3.3.4 PCIe Bus</i> on page 22. • Reworded the first paragraph in <i>Section 4 Power Management</i> on page 25. • Revised delta time range in <i>Table 4-1 System Power Sequencing</i> on page 28. • Added a note to the TS_PIN_P_CT_STBY_RESET_B signal in <i>Table 5-7 Test Signals</i> on page 35. • Added a note to the PV_CT_P_PIN_SPARE0 signal in <i>Table 5-7 Test Signals</i> on page 35. • Added a note to the PV_PIN_P_CT_FSI_IN_ENA1 signal in <i>Table 5-8 Control Signals</i> on page 36. • Added a note to the PV_PIN_P_CT_TPM_INTERRUPT signal in <i>Table 5-8 Control Signals</i> on page 36. • Revised a note in <i>Table 5-9 LPC Bus Signals</i> on page 37. • Revised the notes in <i>Table 5-10 FSI Signals</i> on page 38. • Revised <i>Section 5.2.7 SPI Signals</i> on page 40. • Revised <i>Section 5.2.8 I²C Signals</i> on page 41. • Revised a note in <i>Table 5-12 I²C Signals</i> on page 41. • Revised a note in <i>Table 5-13 Time-of-Day and Bus Synchronization Signal</i> on page 42. • Correction made to <i>Table 5-15 DMI Signals</i> on page 45. • Revised <i>Section 5.2.10 Thermal Diode and Monitor Signals</i> on page 42. • Updated cross-references to table notes in <i>Table 5-14 Thermal Diodes and Monitor Signals</i> on page 42. • Revised <i>Table 6-2 Frequencies and TDP</i> on page 63. • Revised a document name in <i>Section 6.2.2 Miscellaneous Signals</i> on page 64. • Changed “our systems” to “POWER systems” in <i>Section 6.3.1 Clock AC Specifications</i> on page 64. • Revised <i>Table 7-1 SCM Features</i> on page 73. • Revised the <i>Glossary</i> on page 97.
24 July 2015	<p>Version 1.3.</p> <ul style="list-style-type: none"> • Revised <i>Section 1.12 Related Documents and Models</i> on page 16. • Revised <i>Table 2-1 POWER8 SCM Technology</i> on page 17. • Revised <i>Section 3.1 Service Interfaces</i> on page 19. • Revised <i>Section 3.3.4 PCIe Bus</i> on page 22. • Revised <i>Table 5-1 Signal Type Notation</i> on page 29. • Revised <i>Table 5-7 Test Signals</i> on page 35. • Revised <i>Table 5-8 Control Signals</i> on page 36. • Revised <i>Table 5-10 FSI Signals</i> on page 38. • Revised <i>Table 5-12 I²C Signals</i> on page 41. • Revised <i>Table 5-17 PCIe Bus Signals</i> on page 55. • Revised <i>Table 6-2 Frequencies and TDP</i> on page 63. • Revised <i>Table 7-1 SCM Features</i> on page 73.
21 April 2015	<p>Version 1.21.</p> <ul style="list-style-type: none"> • Revised <i>Table 5-19 JTAG Signals</i> on page 59.



Revision Date	Description
23 February 2015	<p>Version 1.2.</p> <ul style="list-style-type: none">• Revised <i>Section 1.12 Related Documents and Models</i> on page 16.• Revised <i>Section 3.1 Service Interfaces</i> on page 19.• Removed unused signal definitions from <i>Section 5.1 Pin Naming Convention</i> on page 30.• Revised signal descriptions in <i>Section 5.2 Signals by Group</i> on page 31.• Removed the table previously known as <i>Table 5-5 Oscillator Switch Controls</i>.• Removed the table previously known as <i>Table 5-8 Pervasive Signals</i>.• Revised <i>Section 6.2 DC Electrical Characteristics</i> on page 63.• Removed the table previously known as <i>Table 6-2 Voltage Specifications</i>.• Removed the table previously known as <i>Table 6-3 Current Specifications</i>.• Revised <i>Table 6-2 Frequencies and TDP</i> on page 63.• Added <i>Section 6.2.2 Miscellaneous Signals</i> on page 64.• Revised <i>Table 7-1 SCM Features</i> on page 73.• Revised pin descriptions for AE22, AE23, AG22, and AG23 in <i>Table 7-3 SCM Pin List</i> on page 75.• Revised <i>Glossary</i> on page 97.
17 June 2014	<p>Version 1.1.</p> <ul style="list-style-type: none">• Removed the table previously known as <i>Table 5-4. Voltage Control Signals</i>.• Removed the table previously known as <i>Table 5-6. POWER8 Memory Buffer Signals</i>.• Removed NC signals from the following tables: <i>Table 5-3 Voltage Signals</i> on page 31, <i>Table 5-5 Oscillator Switch Controls</i> on page 29, <i>Table 5-4 PLL Signals</i> on page 33, <i>Table 5-6 I/O Minikerf Test Signals</i> on page 34, <i>Table 5-10 FSI Signals</i> on page 38, <i>Table 5-11 SPI Signals</i> on page 40, <i>Table 5-13 Time-of-Day and Bus Synchronization Signal</i> on page 42, <i>Table 5-14 Thermal Diodes and Monitor Signals</i> on page 42, <i>Table 5-15 DMI Signals</i> on page 45.• Added <i>Section 6.3.3 FSI AC Specifications</i> on page 70.• Added <i>Section 6.3.4 SPI AC Specifications</i> on page 72.
22 April 2014	<p>Version 1.0 (initial version).</p>




1. Introduction

This datasheet describes the IBM® POWER8® processor for the single-chip module (SCM), which consists of a single POWER8 processor. Each processor can have up to 12 cores enabled. The 12-core POWER8 processor is designed for use in servers and large-cluster systems. It uses a CMOS 22 nm SOI technology with 15 metal layers technology. Each core has eight threads using simultaneous multithreading (SMT8). The SMT is dynamically tunable, so that each core can have one, two, four, or eight threads.

Figure 1-1 illustrates the POWER8 pinout diagram.

Figure 1-1. POWER8 Pinout Map



1.1 Processor Feature Summary

The POWER8 processor consists of the following main components:

- Twelve POWER8 chiplets, which contain a POWER8 core, an L2 cache, and an L3 cache.
- One on-chip accelerator engine
 - On chip: compression, encryption, data move initiated by the hypervisor
 - In core: user invocation encryption (AES, SHA)
- Two memory controllers that support the POWER8 memory buffer chip
- Processor bus interconnect
- Interface controllers that support three 1-byte differential A buses
- The interface controllers support the following interfaces:
 - Four differential memory buses (M0 - M3)
 - Three inter-node SMP buses (A0 - A2)
 - Configurable PCIe 3.0 buses: two ×16 lanes; one of the ×16 lanes can bifurcate into two ×8 lanes; the other ×16 lane is non-bifurcatable
- Power management
- Pervasive functions

1.2 Supported Technologies

The POWER8 processor supports the following technologies:

- Power [ISA](#) Book I, II, and III version 2.07
- Linux on Power Architecture Platform Reference
- [IEEE](#) P754-2008 for binary and decimal floating-point compliant
- Big-endian, little-endian, strong-ordering support extension
- 50-bit real address, 68-bit virtual address

1.3 Interfaces

The primary service interface to the POWER8 processor is the [FRU](#) service interface (FSI) that runs at 166 MHz. See *Section 3.1 Service Interfaces* on page 19 for more information.

1.4 Power Management Support

Key features of the POWER8 processor in the SCM are:

- Hypervisor-directed power change requests using the Pstate mechanism
- Sensors
 - Digital thermal sensor (DTS2) $\pm 5^{\circ}\text{C}$
 - Off-chip analog thermal diode $\pm 1 - 2^{\circ}\text{C}$
 - Dedicated performance, microarchitecture, and event counters
- Accelerators
 - On-chip IBM PowerPC® 405 embedded processor core for real-time frequency and voltage modification
 - On-chiplet hardware assist (automated core chiplet management)
 - On-chip power management controls
 - Automated communications to the voltage regulation modules (VRMs)
 - Voltage and frequency sequencers for automated Pstate and idle state support
- Actuators
 - Per chiplet frequency control through the [DPLL](#)
 - Architected idle states: nap, sleep, and winkle; each with increasing power savings capability (and latency)
 - [SPR](#) Power Management Control Registers (PMCR, PMICR, PMSR) for hypervisor support
- Memory and [DIMM](#) throttling for memory subsystem power and thermal management

1.5 Thermal Specification

Thermal junction temperature (T_J) is measured by digital thermal sensors located on the chip. There are four sensors per core, which are averaged. The specified T_J is the worst case of these averages or the hottest core average. The maximum T_J is not allowed to exceed 85°C. The average T_J , at which the reliability is calculated, is 70°C. Margin does not need to be applied when measuring against the worst-case specification because the chip is sorted using the same thermal sensors. The digital thermal sensor has an absolute accuracy of $\pm 5\%$ and can be read out in Celsius (°C).

1.6 Signals

Section 5 Signals on page 29 describes the POWER8 processor signals.

1.7 Electrical

Section 6 Electrical Characteristics on page 61 discusses the DC and AC electrical characteristics of the POWER8 processor in the SCM.

1.8 Package Support

Section 7 Mechanical Specifications on page 73 describes the POWER8 SCM features and provides a pin list.

1.9 Processor Version Register

The POWER8 processor has the following Processor Version Register (PVR) values for the respective design revision levels.

Table 1-1. POWER8 Processor Version Register

POWER8 Design Revision Level	POWER8 PVR
DD 2.0	x'004D0200'

1.10 Marking Specification

See the [IBM Portal for OpenPOWER](#) for the current mechanical drawings and recommended module layout.

1.11 Conventions

This section explains the number, bit field, instruction, and signal conventions that are used in this document.

1.11.1 Representation of Numbers

Numbers are generally shown in decimal format, unless designated as follows:

- Hexadecimal values are preceded by an “x” and enclosed in single quotation marks.
For example: x'0A00'.
- Binary values in sentences are shown in single quotation marks.
For example: '1010'.

Note: A bit value that is immaterial, which is called a “don't care” bit, is represented by an “x.”

1.11.2 Bit Significance

The bit on the left represents the most-significant bit of a field. The bit on the right represents the least-significant bit of a field. For example, in CTL[0:31], 0 is the most-significant bit.

1.11.3 Other Conventions

- Instruction mnemonics are shown in lowercase, bold text. For example: **tlbivax**.
- I/O signal names are shown in uppercase.
- The notation [*] indicates all bits in a field or register.

An underscore indicates that a definition is displayed when you hover your cursor over the underscored term.

1.12 Related Documents and Models

The documents available in the [IBM Portal for OpenPOWER](#), an online IBM technical library, are helpful in understanding the IBM POWER8 processor. Additional technical resources are available on the [OpenPOWER Foundation web site](#). The following non-IBM documents are also useful:

- *For the Development of an Electrostatic Discharge Control Program for – Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices)* ([ANSI/ESD S20.20-2007](#))
- *For the Protection of Electrostatic Discharge Susceptible Items - Packaging Materials for ESD Sensitive Items* ([ANSI/ESD S541-2008](#))
- *PC Bus Specification (Version 2.1)*
- *PCI Local Bus Specification (Revision 3.0)*

2. Technologies

This section provides a high-level overview of the technologies implemented in the POWER8 processor.

2.1 General Parameters

Table 2-1 lists general parameters for the POWER8 processor.

Table 2-1. POWER8 SCM Technology

Feature	Description
Technology	22 nm silicon-on-insulator (SOI), 15 metal layers
Die Size	675 mm ²
Chip Package (SCM)	See Table 7-1 SCM Features on page 73 for details.
Signal I/O	2296
Frequency Range (nominal)	2.095 GHz (120 W, 140 W, and 145 W) 2.328 GHz (130 W and 135 W) 2.561 - 3.325 GHz (190 W) 3.325 GHz (125 W and 155 W)
Power	120 W, 125 W, 130 W, 135 W, 140W, 145 W, 155 W, or 190 W



3. Interfaces

3.1 Service Interfaces

The POWER8 processor has multiple service interfaces that are used for initialization during boot. The service interfaces are also accessible by using the debug box. The primary entry point to the POWER8 processor service interface is the FRU service interface (FSI), a serial interface that runs at 166 MHz.

The POWER8 SCM provides the following FSIs:

- Two FSI slaves for connecting in the debug box and multichip SMP.
- Four FSI masters for communicating with the POWER8 memory buffer chip.
- Four FSI masters for communicating with other POWER8 chips in the system. One POWER8 chip is defined as the master and is responsible for initializing the other POWER8 chips over these FSIs.

The POWER8 SCM provides the following additional service interfaces:

- One serial peripheral interconnect (SPI) master for controlling the core and cache voltage regulators.
- One SPI master for on-chip controller (OCC) management.
- One LPC bus for connecting to the BMC.
- One I²C slave for BMC-to-OCC communication.
- Two SEEPROM interfaces to load the on-chip SEEPROMs. This path can be disabled for secure boot reasons.
- Two I²C masters for controlling LEDs, PCIe cards, and so on. The I²C masters can be manipulated from the OCC or hostboot code.
- Two high-speed SPI master buses for off-chip VRM control and voltage slewing.
- One time-of-day clock.

3.2 Supported Processor Interfaces

This section gives an overview of the physical layer and on-chip initialization provided by the POWER8 processor.

The POWER8 SCM supports the following types of drivers and receivers:

- A Bus: High-speed differential at 6.4 Gbps for the memory interface
- Memory I/O: High-speed differential at 9.6 Gbps for the memory interface



Table 3-1 lists the requirements relative to the operational mode definitions.

Table 3-1. Interface Operational Mode Definitions

Mode Name	Definition
Initialization	The act of aligning and locking the data eye and bit lanes plus additional deltas relative to re-alignment and re-locking.
Functional	Passing workload data and maintaining signal integrity post-initialization.
Power Saving	All related capabilities for minimizing unused and idle lane power consumption.
Test	Capabilities related to hardware manufacturability.
Diagnostic	Bringup lab characterization of interface performance capabilities.

3.2.1 Bus Highlights

Table 3-2 highlights the differences between the A bus and memory I/O bus. See the [POWER8 Processor User's Manual for the Single-Chip Module](#) for additional information.

Table 3-2. A Bus and Memory Bus Highlights

	A Bus	Memory Bus
Frequency	6.4 Gbps	9.6 Gbps
Initialization Mode Requirement	6.4 - 4.8 Gbps	9.6 - 8.0 Gbps
Spare Lane Detect	Data failover One signal total per bus per port	Data failover Two signals total per bus per port
Functional Mode Specification	6.4 - 4.8 Gbps	9.6 - 8.0 Gbps
Power-Saving Mode Requirement	No power-saving mode support	No power-saving mode support
Test Mode Requirement	6.4 - 4.8 Gbps ¹	9.6 - 8.0 Gbps ¹
Driver Features	<ul style="list-style-type: none"> • 4:1 data serialization at 6.4 Gbps • Programmable drive strengths • Impedance calibration • Post cursor FFE levels and amplitude margining • Feed forward equalization • Precompensation • DC test mode 	<ul style="list-style-type: none"> • 4:1 data serialization at 9.6 Gbps • Programmable drive strengths • Impedance calibration • Post cursor FFE levels and amplitude margining • Feed forward equalization • Precompensation • DC test mode
Receiver Features	<ul style="list-style-type: none"> • Input descrambler • 4:1 de-serializer • Phase interpolator • DC offset calibration 	<ul style="list-style-type: none"> • Input descrambler • 4:1 de-serializer • Phase interpolator • DC offset calibration • DFE-1 (1-tap decision feedback equalizer)

1. Subject to PLL range limitations and a test frequency of 200 MHz.

3.3 PCI Express Controller

The PCI Express controller (PEC) bridges between the internal processor bus and the high-speed serial (HSS) links that drive the PCI Express I/O. The PEC acts as a processor bus master on behalf of the PCI Express port, converting inbound memory read and write packets into processor bus DMA traffic. The PEC also acts as a processor bus slave, transferring processor load and store commands to the PCI Express devices attached to the port.

3.3.1 Specification Compliance

The PEC is compliant with the following IBM and industry standards:

- Linux on Power Architecture Platform Reference
- *PCI Express Base Specification Revision 3.0, v0.71*

3.3.2 PEC Feature Summary

- PCI Express Generation 3 root complex (RC)
 - Backwards compatible with generation 1 and generation 2
 - 2.5, 5.0, and 8 GT/s signalling rate
- Thirty-two PCIe I/O lanes configurable to three independent root complexes
- Each root complex has 256 partitionable endpoints (PE) for LPAR support
- TCE-based address translation for DMA requests
 - 50-bit address support
 - Translation validation table based on PCI routing ID
- 2048 MSI interrupts per RC
- Eight LSI interrupts per RC
- IBM enhanced error handling (EEH) support
- Processor bus cache-inhibited space segmented by PEC
 - PCI 32-bit memory space segmented into 256 domains by the memory domain table
 - PCI 64-bit memory space segmented by 16 M64 BARs with 16 segments each
- Support for ECRC
- Support for lane wrapping
- Support for PCIe atomic operations and TLP hints



3.3.3 Supported Configuration

The 32 lanes of HSS I/O can be configured to support three independent PCIe buses. *Table 3-3* describes the maximum lane allocation. In addition to supporting PCI operations, the HSS I/O can be allocated for use by the processor bus SMP interface.

Table 3-3. Supported I/O Configurations

PECx	PHB0	PHB1	PHB2
PEC0	×16 ¹		
PEC1		×16 ¹	
		×8 ¹	×8 ¹

1. CAPI-capable slot.

3.3.4 PCIe Bus

The POWER8 SCM has a total of 32 PCIe Gen3 lanes. The PCIe Gen3 bandwidth is 1 GBps per lane. There are two PCIe controllers per processor. The number of PHBs per PEC is variable. PEC0 has a single PHB that is nonbifurcatible, ×16 lanes, and CAPI capable. PEC1 can be run as a single ×16 interface or two ×8 lanes. PEC1 is CAPI capable either as a ×16 interface or as two ×8 lanes.

Note: The lanes can be reversed for easier routing if required. The polarity can also be reversed on a lane-by-lane basis.

Table 3-4 lists the PCI interface signals.

Table 3-4. PCIe Interface Signals

Chip	Interface	Mode	Pins		Note
P0	E0	×16	Data Lanes	PE_PIN_P_E0_CK0_DAT_[00:07]_[P/N] PE_PIN_P_E0_CK1_DAT_[00:07]_[P/N]	1
			Clocks	PE_CT_P_PIN_E0_SLOT_CLK0_[P/N]	2
			Reset	PE_CT_P_PIN_E0_PERST0_B PE_CT_P_PIN_E0_PERST1_B	3
			Present	PE_PIN_P_CT_E0_PRSNT0_B PE_PIN_P_CT_E0_PRSNT1_B	4
P0	E1	×16	Data Lanes	PE_PIN_P_E1_CK0_DAT_[00:07]_[P/N] PE_PIN_P_E1_CK1_DAT_[00:07]_[P/N]	
			Clocks	PE_CT_P_PIN_E1_SLOT_CLK0_[P/N] PE_CT_P_PIN_E1_SLOT_CLK1_[P/N]	
			Reset	$\overline{\text{PE_CT_P_PIN_E1_PERST0_B}}$ $\overline{\text{PE_CT_P_PIN_E1_PERST1_B}}$	3
			Present	$\overline{\text{PE_PIN_P_CT_E1_PRSNT0_B}}$ $\overline{\text{PE_PIN_P_CT_E1_PRSNT1_B}}$	4
P0	E1	×8	Data Lanes	PE_PIN_P_E1_CK0_DAT_[00:07]_[P/N]	
			Clocks	PE_CT_P_PIN_E1_SLOT_CLK0_[P/N] PE_CT_P_PIN_E1_SLOT_CLK1_[P/N]	
			Reset	$\overline{\text{PE_CT_P_PIN_E1_PERST0_B}}$ $\overline{\text{PE_CT_P_PIN_E1_PERST1_B}}$	3
			Present	$\overline{\text{PE_PIN_P_CT_E1_PRSNT0_B}}$ $\overline{\text{PE_PIN_P_CT_E1_PRSNT1_B}}$	4
P0	E1	×8	Data Lanes	PE_PIN_P_E1_CK1_DAT_[00:07]_[P/N]	5
			Clocks	PE_CT_P_PIN_E1_SLOT_CLK0_[P/N] PE_CT_P_PIN_E1_SLOT_CLK1_[P/N]	
			Reset	$\overline{\text{PE_CT_P_PIN_E1_PERST0_B}}$ $\overline{\text{PE_CT_P_PIN_E1_PERST1_B}}$	3
			Present	$\overline{\text{PE_PIN_P_CT_E1_PRSNT0_B}}$ $\overline{\text{PE_PIN_P_CT_E1_PRSNT1_B}}$	4

1. If using only half of this bus and wiring to a ×8 slot that supports a ×4 adapter, the following rules must be followed:
 - For E0_CK0_DAT[00:07], the bus cannot be reversed.
 - For E0_CK1_DAT[00:07], the bus must be reversed.
2. This bus is ×16 mode only (non-bifurcatible). Thus, there is only one slot clock.
3. IBM uses a 4.7 KΩ pull-up. Follow PCIe slot/device endpoint specifications. If the bus is not used, this pin can be a no connect. See [Table 5-17](#) on page 55 for additional information.
4. The PRSNT signal has an internal 1 KΩ pull-up to 1.1 V. An additional onboard pull-up of the specified value range is only required if the signal is part of a level-translation circuit. See [Table 5-17](#) on page 55 for additional information.
5. When bifurcating PCIe bus E1, refer to hardware errata #11 in the [POWER8 Processor SCM and Memory Buffer Hardware Errata Notice](#) for implementation details on the bus E1_CK1_DAT[00:07] signals.

3.4 SMP Bus

The POWER8 SCM brings out a total of three 2-byte A buses (A0 - A2). The differential A bus runs at 6.4 Gbps. For a two-socket system, connecting the two sockets with at least two of the three A buses is recommended. An A-bus port of socket 1 can go to any A-bus port of socket 2 in a two-socket system.

3.5 DMI Bus

The POWER8 SCM brings out a total of four DMI interfaces at 9.6 Gbps. The total pin bandwidth of one DMI interface is 28.8 GBps.

See the [POWER8 Memory Buffer Datasheet for DDR3 Applications](#) and the [POWER8 Memory Buffer Datasheet for DDR4 Application User's Guide](#) for bandwidth requirements.

4. Power Management

The POWER8 processor chip uses several traditional power-saving techniques to reduce peak power and thermal design-point (TDP) power. For example, latches and arrays are clock gated when they are not needed. Also, individual cores, or full core chiplets, are dynamically power gated when the cores are not being used. That is, the power to the cores is turned off.

The POWER8 processor uses adaptive power management techniques to reduce average power. These techniques, collectively known as IBM EnergyScale™, proactively take advantage of variations in workload, environmental condition, and overall system utilization. Coupled with a policy direction from the customer and feedback from the hypervisor or operating system that is running on the machine, this is used to determine modes of operation and the best power and performance trade-off to implement during runtime to meet customer goals and achieve the best possible performance.

4.1 Power Gating and On-Chip, Per-Core Voltage Regulation

Offering competitive chip and system designs requires the capability to dynamically adjust power consumption and performance levels to meet the needs of changing workloads. The POWER8 processor offers industry-leading features to achieve this goal.

During idle periods, each chiplet can individually power gate or “turn off” the supply to either the core or to both the core and the associated L3 cache region to reduce chiplet idle power. The gating header in the POWER8 processor is driven to an elevated voltage when off by using an on-chip charge pump. This technique increases the leakage power reduction, bringing the total DC power reduction achieved by power gating to 50 - 100x. As a result, the power-gated power consumption is less than 1% of the chiplet idle power.

Power gating can also be used to virtually eliminate the parasitic leakage power of deconfigured cores in a partial-good product offering by leaving the headers for unconfigured cores in an always gated state.

The idle power saved by power gating can be used to boost the frequency of the remaining operational cores. Using this technique, the nominal frequency of operating four cores can exceed the 12-core operating frequency by almost 30%.

4.2 Efficient Power Supply Oversubscription Capability


System bulk power supplies redundantly deliver worst-case power, which is significantly more power than is typically consumed. Typical workloads, parts, and environments are much less power hungry than the worst case. Also, power delivery failure is very uncommon.

This excess power capacity can be converted into performance by using oversubscription. By oversubscribing the power supply, the processor is allowed to run at voltages and frequencies that exceed the power limit of the system under a worst-case workload and with failure of one of the redundant supplies.

Robust system operation must be maintained in spite of oversubscription. To do this, the processor must be able to throttle back power quickly enough to avoid an overcurrent condition in the remaining bulk power supply in case of a failure in the redundant supply or a sudden power spike.

POWER8 systems increase oversubscription capabilities to 1.5x resulting in performance gains. The fundamental limit to power supply oversubscription is the circuit breakers in the utility or UPS when the redundant power fails. The system must be able to throttle back to consuming power less than the non-oversubscribed limit before the $EXP(Current) \times Time$ limit of the breaker is violated. *Figure 4-1* shows a representative curve of allowed oversubscription versus response time.

Figure 4-1. Oversubscriptions versus Response Time



To improve response time, a dedicated C4 pin directly signals a power-supply error to the on-chip controller (OCC).

The OCC engine can then use its internal power-actuation capabilities to rapidly reduce power. The POWER8 processor offers the following forms of power reduction:

- The OCC can force a halt in the fetch or issue of instructions to significantly reduce AC power within approximately 10 cycles.
- The OCC can use the DPLL to reduce frequency at a rate of approximately 25 MHz/ μ s. The AC power reduces linearly with the frequency reduction.

Based on these capabilities, the POWER8 processor can throttle its power to a small fraction of the nominal operating power in less than 5 ms of receiving the system signal indicating a power supply failure.

The other key to enabling significant oversubscription is rapid detection of a power supply failure.

4.3 Chip Hardware Power-Management Features

4.3.1 Chiplet Voltage Control

The POWER8 processor supports several voltage regulator module (VRM) control mechanisms for multiple system configurations. The core chiplets are on a separate voltage plane than the other Nest components of the chip. The chip-level power-management control (PMC) macro and the OCC are, in combination, programmable to support these configurations.

Core chiplets all share the same voltage plane and must run with the “highest common denominator,” which means that the core demanding the highest voltage sets the value of the voltage rail. The OCC is responsible for establishing the best frequency, and therefore voltage bounds based on the workload running, the power/performance efficiency policy selected by the customer, and the system budgets established by the thermal management component.

4.3.2 Chip-Level Voltage Control Sequencing

The external VRMs (eVRMs) sourcing the logic (V_{DD}) and array (V_{CS}) rails are controlled by voltage control interfaces from the POWER8 chip. These interfaces use serial peripheral interconnect (SPI) signaling to a VRM chipset that converts the addressed VID command to industry-standard Intel VRM-11 interface components or others, as implemented by the VRMs.

4.3.3 SPIVID VRM Control Sequencing

The V_{DD} target voltage and the relevant V_{CS} offset is sent in one command to the VRM set. The target might be the full voltage swing request (V_{MAX} to V_{MIN} or vice-versa) or any subset. With the V_{DD} target and associated V_{CS} offset value, the VRMs, through sampling of load lines, manage the offset of the two rails during the slew.



4.4 System Power Sequencing

The power sequencing design must check the PGOOD status before continuing to the next step. The sequencer must allow for some amount of minimum time after PGOOD issues before continuing as specified in *Table 4-1*.

Table 4-1. System Power Sequencing

Voltage Domain	Delta Time (ms)	Comments
Typically, system rails associated with service processors, I/O, and storage are enabled before the processor/memory power is enabled. This guide does not cover these specifics.		
AV _{DD}	0.1 - 20	The POWER8 memory buffer and the POWER8 processor can be combined.
V _{IO}	0.1 - 20	The POWER8 memory buffer and the POWER8 processor can be combined.
POWER8 V _{DD}	0.1 - 20	
POWER8 V _{CS}	0.1 - 20	
Additional processors can be added here in the same sequence or paralleled, so that all V _{DD} come on at the same time followed by all V _{CS} .		
V _{PCI}	0.1 - 20	The POWER8 memory buffer and POWER8 processor can be combined.
POWER8 memory buffer V _{DD}	0.1 - 20	
POWER8 memory buffer V _{CS}	0.1 - 20	
Additional POWER8 memory buffer chips can be added here in the same sequence or paralleled, so that all V _{DD} come on at the same time followed by all V _{CS} .		
Marks the beginning of the secondary sequence, memory initialization pause. ¹		
V _{PP}	0.1 - 20	DDR4 only. Must always be greater than V _{MEM} .
V _{MEM/DDR}	0.1 - 20	DDR3 or DDR4. Must be less than 200 ms after V _{PP} . V _{TERM} tracks this domain/2 and comes on at the same time.
Additional V _{PP} /V _{MEM} domains can be added in the same sequence or can be paralleled, so that they all come on together.		
<p>1. The secondary sequence pause is required for the self-boot engine (SBE) to complete memory initialization tasks. At this step, the processor indicates to the service processor or power sequencer what the memory voltage must be programmed to and then indicates when to turn on the memory power rails. The memory voltage calculation is performed on the processor with information from the <u>DIMM VPD</u> and memory configuration.</p>		

5. Signals

This section describes the POWER8 signal groups. They are arranged in functional groups according to their interface. *Table 5-1* lists the signal type notation.

Table 5-1. Signal Type Notation

Direction	Signal Type
Rec	Receiver (input).
RecDiff	Receiver differential pair signal polarity (P or N).
Drv	Driver (output).
DrvDiff	Driver differential pair signal polarity (P or N).
AnlIn	Analog input.
AnlOut	Analog output.
BiDi	Bi-directional input/output signal.
SH	Share test for manufacturing test only. No functional use.

Table 5-2 lists the buffer types.

Table 5-2. Signal Buffer Type Notation

Signal	Description
<u>CMOS</u>	CMOS buffers.
OD	Open drain.
Analog	Analog.
EI4	Elastic interface 4.
EDI	Elastic differential I/O.
PCIe	PCI Express interface signals. These signals are compatible with PCI Express 3.0.
Asynchronous	Signal has no timing relationship with any reference clock.
REF	Voltage reference signal.
<u>PLL/CLK</u>	PLL clock.

5.1 Pin Naming Convention

The general pin-naming pattern is:

prefix_source_connectionType_sink_clockGroup_sigType_bitNumber_diffBit

Prefix - the type of bus or signal type being connected. The following abbreviations are used:

DR	DDR memory bus
MM	Memory bus
NA	A bus
PE	PCIe
PV	Pervasive
TS	Test

Source and Sink - the specific component and bus being connected. The following abbreviations are used:

CT	Chip test or pervasive
M0	Memory channel 0 bus
E0	PCIe 0 bus
A0	A0 bus
PIN	Module pin

Connection Type

P	Point-to-point
B	Bidirectional
M	Multipoint

Clock Group

CK0	Clock group 0
CKA	Clock group A

Signal type (sigType)

CLK	Clock signal
DAT	Data signal

Bit Number - bit strand number, if needed; uses padding zeros.

Differential Bit (diffBit) - differential pair signal polarity (P or N), if needed.

5.2 Signals by Group

5.2.1 Voltage and Ground Signals

Table 5-3 lists the voltage and ground signals.

Table 5-3. Voltage and Ground Signals (Sheet 1 of 2)

Signal	Description	Pin
GND	Ground	A04, A07, A12, A13, A16, A21, A26, A29, A30, A33, A38, A39, A44, A45, A48, B03, B08, B13, B14, B15, B20, B25, B28, B29, B32, B37, B38, B43, B44, B47, C02, C03, C04, C09, C14, C19, C24, C27, C28, C29, C30, C31, C36, C37, C42, C43, C46, D02, D03, D04, D05, D10, D15, D18, D23, D24, D25, D26, D27, D28, D29, D30, D35, D36, D41, D42, D45, E03, E04, E06, E11, E16, E17, E22, E23, E24, E25, E26, E27, E28, E29, E30, E31, E36, E37, E42, E43, E44, F04, F05, F07, F12, F15, F16, F21, F22, F23, F24, F25, F26, F28, F29, F30, F35, F36, F41, F42, F43, F48, G05, G06, G08, G13, G14, G15, G20, G21, G22, G23, G24, G25, G26, G28, G29, G34, G35, G40, G41, G42, G47, H01, H06, H07, H09, H12, H13, H14, H15, H16, H17, H19, H20, H21, H22, H23, H24, H26, H27, H30, H31, H32, H34, H39, H40, H41, H46, J02, J07, J09, J10, J11, J12, J13, J14, J15, J16, J19, J22, J23, J24, J26, J27, J29, J31, J35, J36, J38, J39, J40, J45, K03, K08, K09, K11, K14, K16, K18, K20, K22, K24, K26, K28, K30, K32, K34, K36, K38, K39, K44, L01, L04, L08, L13, L15, L17, L19, L21, L23, L25, L27, L29, L31, L33, L38, L43, L48, M02, M05, M08, M10, M12, M14, M16, M18, M22, M26, M28, M30, M32, M34, M38, M42, M47, N03, N06, N08, N09, N11, N12, N13, N15, N17, N21, N25, N29, N31, N33, N36, N38, N39, N41, N46, P04, P07, P09, P14, P16, P18, P20, P22, P26, P28, P30, P32, P34, P39, P40, P45, R05, R10, R11, R12, R13, R15, R17, R21, R23, R25, R29, R31, R33, R36, R37, R39, R44, T01, T06, T10, T16, T18, T20, T22, T26, T28, T30, T32, T34, T38, T43, T48, U02, U07, U09, U10, U11, U12, U13, U15, U17, U19, U21, U25, U27, U29, U31, U33, U35, U37, U42, U47, V02, V03, V05, V08, V11, V14, V16, V18, V20, V26, V28, V32, V34, V35, V41, V46, W01, W02, W03, W04, W05, W06, W08, W09, W10, W13, W15, W17, W19, W21, W23, W25, W27, W29, W31, W33, W36, W37, W38, W40, W45, Y07, Y08, Y14, Y16, Y18, Y20, Y24, Y26, Y28, Y32, Y34, Y35, Y38, Y39, Y40, Y44, AA13, AA15, AA17, AA19, AA21, AA23, AA25, AA27, AA29, AA31, AA33, AA36, AA40, AA43, AA48, AB11, AB12, AB14, AB16, AB18, AB20, AB26, AB28, AB32, AB34, AB35, AB37, AB38, AB39, AB40, AB42, AB47, AC10, AC13, AC15, AC17, AC19, AC21, AC23, AC27, AC29, AC31, AC33, AC36, AC38, AC39, AC40, AC41, AC46, AC47, AD05, AD06, AD07, AD08, AD09, AD10, AD16, AD20, AD24, AD26, AD28, AD30, AD32, AD34, AD35, AD38, AD41, AD43, AD45, AD46, AD47, AE01, AE02, AE03, AE04, AE10, AE11, AE12, AE13, AE15, AE17, AE19, AE21, AE25, AE29, AE33, AE36, AE37, AE38, AE39, AE40, AE41, AE42, AE43, AE44, AE45, AE46, AE48, AF14, AF16, AF18, AF20, AF22, AF24, AF26, AF28, AF30, AF32, AF34, AF35, AF37, AF39, AF41, AF42, AF44, AF46, AG13, AG15, AG17, AG21, AG29, AG31, AG33, AG36, AG39, AG42, AG47, AH14, AH16, AH18, AH24, AH26, AH28, AH30, AH32, AH34, AH35, AH38, AH39, AH42, AH43, AH48, AJ07, AJ10, AJ11, AJ12, AJ13, AJ15, AJ17, AJ21, AJ23, AJ25, AJ29, AJ31, AJ33, AJ36, AJ37, AJ39, AJ42, AJ44, AK01, AK02, AK03, AK04, AK05, AK06, AK08, AK11, AK14, AK16, AK18, AK20, AK22, AK24, AK26, AK28, AK30, AK32, AK34, AK35, AK37, AK40, AK42, AK45, AL02, AL03, AL05, AL08, AL10, AL13, AL15, AL21, AL23, AL29, AL33, AL36, AL38, AL41, AL42, AL46, AM02, AM07, AM09, AM11, AM12, AM14, AM16, AM18, AM20, AM22, AM24, AM26, AM28, AM30, AM32, AM34, AM35, AM38, AM42, AM47, AN01, AN06, AN10, AN13, AN15, AN17, AN19, AN21, AN23, AN27, AN29, AN31, AN33, AN37, AN38, AN43, AN48, AP05, AP11, AP14, AP16, AP18, AP20, AP24, AP26, AP28, AP32, AP34, AP36, AP37, AP38, AP39, AP44, AR04, AR07, AR09, AR12, AR13, AR15, AR17, AR19, AR21, AR23, AR27, AR29, AR31, AR33, AR40, AR45, AT03, AT06, AT08, AT09, AT11, AT14, AT16, AT18, AT20, AT24, AT26, AT28, AT32, AT34, AT36, AT37, AT41, AT46, AU02, AU05, AU08, AU10, AU13, AU15, AU17, AU19, AU21, AU23, AU25, AU27, AU29, AU31, AU33, AU38, AU42, AU47, AV01, AV04, AV08, AV12, AV14, AV16, AV18, AV20, AV22, AV24, AV26, AV28, AV30, AV32, AV34, AV36, AV38, AV43, AV48, AW03, AW08, AW09, AW11, AW13, AW15, AW17, AW19, AW21, AW23, AW25, AW27, AW29, AW37, AW39, AW44, AY02, AY07, AY10, AY11, AY14, AY19, AY22, AY25, AY28, AY31, AY34, AY36, AY37, AY38, AY40, AY45, BA01, BA06, BA09, BA12, BA13, BA16, BA19, BA20, BA23, BA26, BA29, BA30, BA31, BA32, BA34, BA39, BA41, BA46, BB05, BB08, BB13, BB14, BB15, BB20, BB21, BB24, BB27, BB29, BB34, BB35, BB40, BB42, BB47, BC04, BC07, BC12, BC15, BC16, BC21, BC22, BC25, BC27, BC30, BC35, BC36, BC41, BC43, BC48, BD03, BD06, BD11, BD16, BD17, BD22, BD23, BD26, BD28, BD29, BD31, BD36, BD37, BD42, BD43, BD44, BE02, BE05, BE10, BE15, BE18, BE23, BE24, BE25, BE26, BE27, BE30, BE35, BE36, BE41, BE42, BE45, BF01, BF04, BF09, BF14, BF19, BF24, BF27, BF28, BF31, BF36,



Table 5-3. Voltage and Ground Signals (Sheet 2 of 2)

Signal	Description	Pin
GND (continued)	Ground	BF37, BF42, BF43, BF46, BG03, BG08, BG13, BG15, BG20, BG25, BG28, BG29, BG32, BG37, BG38, BG43, BG44, BG47, BH04, BH07, BH12, BH13, BH16, BH21, BH26, BH29, BH30, BH33, BH38, BH39, BH44, BH45, BH48
AVDD_1P50	Analog VDD	AD11, AD12
DVDD_1P50	Digital VDD	AC11, AC12
VCS_0P97	VCS	N19, N22, N27, N30, R19, R22, R27, R30, V19, V22, V27, V30, Y19, Y22, Y27, Y30, AB19, AB22, AB27, AB30, AG19, AG27, AG30, AJ19, AJ22, AJ27, AJ30, AL19, AL22, AL27, AL30, AP19, AP22, AP27, AP30, AT19, AT22, AT27, AT30
VDD_0P89	VDD	M15, M17, M19, M21, M23, M27, M29, M31, M33, N14, N16, N26, N28, N32, N34, P15, P17, P19, P21, P23, P25, P27, P29, P31, P33, R16, R18, R20, R24, R26, R28, R32, R34, T15, T17, T19, T21, T23, T27, T29, T31, T33, U14, U16, U18, U20, U22, U26, U28, U30, U32, U34, V15, V17, V21, V23, V25, V29, V31, V33, W14, W16, W18, W20, W22, W24, W26, W28, W30, W32, W34, Y15, Y17, Y21, Y23, Y29, Y31, Y33, AA14, AA16, AA18, AA20, AA22, AA24, AA26, AA28, AA30, AA32, AA34, AB15, AB17, AB21, AB23, AB29, AB31, AB33, AC14, AC16, AC18, AC20, AC22, AC26, AC28, AC30, AC32, AC34, AD15, AD17, AD19, AD21, AD23, AD27, AD31, AE14, AE18, AE26, AE28, AE30, AE32, AE34, AF15, AF17, AF19, AF21, AF23, AF25, AF27, AF29, AF31, AF33, AG14, AG16, AG18, AG20, AG24, AG26, AG28, AG32, AG34, AH15, AH17, AH19, AH21, AH23, AH25, AH27, AH29, AH31, AH33, AJ14, AJ16, AJ18, AJ20, AJ26, AJ28, AJ32, AJ34, AK15, AK17, AK19, AK21, AK23, AK25, AK27, AK29, AK31, AK33, AL14, AL16, AL20, AL24, AL26, AL28, AL34, AM15, AM17, AM19, AM21, AM23, AM27, AM29, AM31, AM33, AN14, AN16, AN18, AN20, AN22, AN26, AN28, AN30, AN32, AN34, AP15, AP17, AP21, AP23, AP29, AP31, AP33, AR14, AR16, AR18, AR20, AR22, AR24, AR26, AR28, AR30, AR32, AR34, AT15, AT17, AT21, AT23, AT25, AT29, AT31, AT33, AU14, AU16, AU18, AU20, AU22, AU26, AU28, AU30, AU32, AU34
VIO_1P10	VIO	K13, K15, K17, K19, K21, K23, K25, K27, K29, K31, K33, K35, L14, L16, L18, L20, L22, L24, L26, L28, L30, L32, L34, L36, M13, M25, M35, P13, P24, P35, T13, T25, T35, U36, V13, V24, V36, W35, Y13, Y25, Y36, AA35, AB24, AB36, AC35, AD13, AD14, AD18, AD22, AD25, AD29, AD33, AD36, AE16, AE20, AE24, AE27, AE31, AE35, AF36, AG25, AG35, AH13, AH36, AJ24, AJ35, AK13, AK36, AL25, AL35, AM13, AM36, AN24, AN35, AP13, AR25, AR35, AT13, AU24, AU35, AV13, AV15, AV17, AV19, AV21, AV23, AV25, AV27, AV29, AW14, AW16, AW18, AW20, AW22, AW24, AW28, AW30, AW35
VPCI_1P20	VPCI	L35, M36, N35, P36, R35, T36, AN36, AP35, AR36, AT35, AU36, AV35
VSB_1P20	VSB	AV31, AV33
VSB_3P30	VSB	AJ08, AJ09

5.2.2 PLL and Reference Clock Signals

Table 5-4 lists the PLL signals.

Table 5-4. PLL Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_CT_P_PIN_PXFM_PLL_ANATST	AP10	PLL analog test ¹	PLL/Clock	Analog	AnlgOut				
TS_CT_P_PIN_PXFM_PLL_HFC_P/N	AK10, AK09	PLL high-frequency characterization ¹	PLL/Clock	CMOS	Drv				
TS_CT_P_PIN_M0_PLL_ANATST	J17	Memory 0 PLL analog test ¹	PLL/Clock	Analog	AnlgOut				
TS_CT_P_PIN_M1_PLL_ANATST	AY18	Memory 1 PLL analog test ¹	PLL/Clock	Analog	AnlgOut				
TS_CT_P_PIN_A_PLL_ANATST	T37	PLL analog test ¹	PLL/Clock	Analog	AnlgOut				
TS_CT_P_PIN_PE0_PLL_ANATST	P37	PCIe PLL analog test ²	PLL/Clock	Analog	AnlgOut	No	N/A		
TS_CT_P_PIN_PE1_PLL_ANATST	AR37		PLL/Clock	Analog	AnlgOut	No	N/A		

1. Unused in OpenPOWER designs. No connect.
2. No connect.

Table 5-5 lists the reference clock signals.

Table 5-5. Reference Clocks

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_P_CT_OSC0_C1_REFCLK_P/N	T11, T12	System Reference Clock ¹	PLL/Clock	CMOS	RecDiff				

1. No termination on chip. The clocking solution must include termination.





5.2.3 Test Signals

Table 5-6 lists the mini-kerf test signals.

Table 5-6. I/O Minikerf Test Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_CT_P_PIN_A1_MKERF_P/N	AK38, AJ38	I/O PHY test point ¹	Test	Analog	Anlgout	No			
TS_CT_P_PIN_M0_C_MKERF_P/N	H25, J25	I/O PHY test point ¹	Test	Analog	Anlgout	No			
TS_CT_P_PIN_M0_T_PLLHFC_MKERF_P/N	J18, H18	I/O PHY test point ¹	Test	Analog	Anlgout	No			
TS_CT_P_PIN_A_PLLHFC_MKERF_P/N	R38, P38	I/O PHY test point ¹	Test	Analog	Anlgout	No			

1. No connect.

Table 5-7 lists additional test signals.

Table 5-7. Test Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_PIN_P_CT_TEST_LSSD_TE	BC26	LSSD test mode ¹	Pervasive	CMOS	Rec	Pull-down 50 Ω \pm 5%	GND	N/A	N/A
TS_PIN_P_CT_TST_FORCE_PWR_ON	AR11	Test force power-on ¹	Pervasive	CMOS	Rec	Pull-down 50 Ω \pm 5%	GND	N/A	N/A
TS_CT_P_PIN_VCAL	AC24	Used to calibrate the <u>iVRM</u> output transistor strength during wafer test.	Pervasive	Analog	AnlgOut		N/A	N/A	N/A
TS_PIN_P_CT_STBY_RESET_B	BC28	Standby reset for <u>ESL</u> . Active during the power-on process. Requires pull-up. ²	Pervasive	CMOS	Rec	Pull-up 10 k Ω \pm 5%	1.2 V AUX	N/A	N/A
TS_CT_P_PIN_PROBE0_P/N	AY29, AY30	Probe Out 0 differential high/differential low	Pervasive	CMOS	DrvDiff				
TS_CT_P_PIN_PROBE1_P/N	J08, H08	Probe Out 1 differential high/differential low	Pervasive	CMOS	DrvDiff				
TS_CT_P_PIN_PROBE2	AY16	Probe Out 2	Pervasive	CMOS	Drv				
TS_CT_P_PIN_PROBE3	AY20	Probe Out 3	Pervasive	CMOS	Drv				
TS_CT_P_PIN_PROBE4	AY17	Probe Out 4	Pervasive	CMOS	Drv				
TS_PIN_P_CT_EFUSE_FSOURCE	AP25	eFuse V_{DD} ³	Pervasive	Analog	Power	Pull-down 50 Ω \pm 5%	GND		
PV_CT_P_PIN_SPARE0	AY21	Spare 0 ⁴	Pervasive	CMOS	Drv	Pull-up 50 Ω \pm 5%	1.1 V		

1. Not used at the board or system level.
2. A 1 - 10 nF capacitor is recommended for noise dampering.
3. Not for use in a system; might be used at manufacturing test.
4. Signal can be left floating.



5.2.4 Control Signals

Table 5-8 lists the control signals.

Table 5-8. Control Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_CT_P_PIN_ATTENTION_B	BB28	Attention ¹	Pervasive	CMOS	Drv	Pull-up 4.7 K Ω	3.3 V AUX	N/A	Yes, up to 3.65 V
PV_PIN_P_CT_CHIP_ID0	BF30	Chip ID ²	Pervasive	CMOS	Rec	50 Ω \pm 5% ³	1.2 V AUX/GND		No
PV_PIN_P_CT_CHIP_ID1	BD30	Chip ID ²	Pervasive	CMOS	Rec	50 Ω \pm 5% ³	1.2 V AUX/GND		No
PV_PIN_P_CT_FSI_IN_ENA1	BC29	Enable incoming FSI clock ^{4, 5}	Pervasive	CMOS	Rec	Pull-up 1.2 K Ω	1.2 V AUX		No
PV_PIN_P_CT_VIO_PGOOD	AW26	V _{IO} power good ⁶	Pervasive	CMOS	Rec	Pull-up ⁷ 1.2 K Ω	1.2 V AUX	N/A	No
PV_CT_P_PIN_TPM_RESET	AT10	TPM reset ^{1, 8}	Pervasive	OD	BiDi	Pull-down 10 K Ω	GND	No	No
PV_PIN_P_CT_TPM_INTERRUPT	AR10	TPM interrupt ⁹	Pervasive	OD	Rec	Pull-up 1 K Ω \pm 5%	1.1 V	No	No

1. See the IBM reference design in the [IBM Portal for OpenPOWER](#) for implementation details.
2. Use to configure MFSI slave network.
3. See the IBM 2-socket reference design in the [IBM Portal for OpenPOWER](#) for implementation details.
4. An active signal that has an internal 10 K Ω pull-down. It requires a 1.2 K Ω pull-up to override.
5. This signal determines the source of the FSI clock, either internal or external. The signal must be asserted (driven high) by the BMC when the BMC is driving the FSI bus (for example, during the boot sequence to the POWER8 processor) and when the FSP2 debug box is being used.
6. Critical for boot/operation; use extra capacitance to GND for noise.
7. No pull-up is required if there is always an active driver on this signal. This signal should never be left floating.
8. System-dependent level shifting is required.
9. The actual pull-up value might vary depending on the system implementation.



5.2.5 LPC Bus Signals

Table 5-9 lists the LPC bus signals.

Table 5-9. LPC Bus Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_CT_B_PIN_LPC_DATA_[00:03]	AY33, AW32, AY32, AW31	LPC Data. P/N of level shifter. ¹	Pervasive	CMOS	BiDi			No	No
PV_CT_P_PIN_LPC_FRAME_B	AW33	LPC Frame ¹	Pervasive	CMOS	Drv			No	No
PV_PIN_P_CT_LPC_RESET_B	AW34	LPC Reset ¹	Pervasive	CMOS	BIDI			No	No
PV_PIN_P_CT_LPC_CLK	AW36	LPC Clock ²	Pervasive	CMOS	Rec			No	No

1. See the IBM reference design in the [IBM Portal for OpenPOWER](#) for implementation details.
2. See the IBM reference design in the [IBM Portal for OpenPOWER](#) for implementation details. $V_{MAX} = 1.2$ V for this pin.





5.2.6 FSI Signals

Table 5-10 lists the FSI signals.

Table 5-10. FSI Signals (Sheet 1 of 2)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_P_CT_FSP0_FSI_CLK	BE29	FSI Slave Clock	FSI	CMOS	Rec	No			No
PV_PIN_B_CT_FSP0_FSI_DATA	BE28	FSI Slave Data	FSI	CMOS	BiDi	No			No
SH_PIN_P_CT_FSP1_FSI_CLK	BA40	FSI1 Clock	FSI	CMOS	Rec	Pull-down 50 Ω \pm 5%	GND		No
SH_CT_P_PIN_MB_FSI0_CLK	BC42	FSI Master 0 Clock ¹	FSI	CMOS	Drv	No			No
SH_CT_B_PIN_MB_FSI0_DATA	BB41	FSI Master 0 Data ¹	FSI	CMOS	BiDi	No			No
SH_CT_P_PIN_MB_FSI1_CLK	AW38	FSI Master 1 Clock ¹	FSI	CMOS	Drv	No			No
SH_CT_B_PIN_MB_FSI1_DATA	AY39	FSI Master 1 Data ¹	FSI	CMOS	BiDi	No			No
MM_CT_P_PIN_MB_FSI2_CLK	BA25	FSI Master 2 Clock	FSI	CMOS	Drv				No
MM_CT_B_PIN_MB_FSI2_DATA	BA24	FSI Master 2 Data	FSI	CMOS	BiDi	750 Ω pull-up ²	1.2 V AUX		No
MM_CT_P_PIN_MB_FSI3_CLK	AY23	FSI Master 3 Clock	FSI	CMOS	Drv				No
MM_CT_B_PIN_MB_FSI3_DATA	AT24	FSI Master 3 Data	FSI	CMOS	BiDi	750 Ω pull-up ²	1.2 V AUX		No
MM_CT_P_PIN_MB_FSI6_CLK	BB22	FSI Master 6 Clock	FSI	CMOS	Drv				No
MM_CT_B_PIN_MB_FSI6_DATA	BB23	FSI Master 6 Data	FSI	CMOS	BiDi	750 Ω pull-up ²	1.2 V AUX		No
MM_CT_P_PIN_MB_FSI7_CLK	BA22	FSI Master 7 Clock	FSI	CMOS	Drv				No
MM_CT_B_PIN_MB_FSI7_DATA	BA21	FSI Master 7 Data	FSI	CMOS	BiDi	750 Ω pull-up ²	1.2 V AUX		No
PV_CT_P_PIN_FSI1_CLK	BB25	FSI Master CP Clock ³	FSI	CMOS	Drv	No			No
PV_CT_B_PIN_FSI1_DATA	BB26	FSI Master CP Data ³	FSI	CMOS	BiDi	No			No
PV_CT_P_PIN_FSI2_CLK	BC24	FSI Master CP Clock ³	FSI	CMOS	Drv	No			No

1. No connect.
2. The pull-up is on the POWER8 memory buffer side of the net. If the POWER8 memory buffer is on a DIMM card, no additional pull-ups are required on the processor planar.
3. See the IBM 2-socket reference design in the [IBM Portal for OpenPOWER](#) for implementation details.

Table 5-10. FSI Signals (Sheet 2 of 2)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_CT_B_PIN_FSI2_DATA	BC23	FSI Master CP Data ³	FSI	CMOS	BiDi	No			No
PV_CT_P_PIN_FSI3_CLK	BD24	FSI Master CP Clock ³	FSI	CMOS	Drv	No			No
PV_CT_B_PIN_FSI3_DATA	BD25	FSI Master CP Data ³	FSI	CMOS	BiDi	No			No
PV_PIN_P_CT_FSI_SMD	BF29	FSI Secure Mode Disable ³	Pervasive	CMOS	Rec	Pull-up 50 Ω ±5%	1.2 V AUX		No

1. No connect.
2. The pull-up is on the POWER8 memory buffer side of the net. If the POWER8 memory buffer is on a DIMM card, no additional pull-ups are required on the processor planar.
3. See the IBM 2-socket reference design in the [IBM Portal for OpenPOWER](#) for implementation details.





5.2.7 SPI Signals

Table 5-11 lists the SPI signals. See the IBM reference design examples in the [IBM Portal for OpenPOWER](#) and the [POWER8 Systems Power Design and Validation Guide](#) for implementation details.

Table 5-11. SPI Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_CT_P_PIN_SPIVID0_MOSI	H29	SPI VIDs (to VRM0)	SPI	CMOS	Drv	No			No
PV_PIN_P_CT_SPIVID0_MISO	J30	SPI VIDs (to VRM0)	SPI	CMOS	Rec	No			No
PV_CT_P_PIN_SPIVID0_SCLK	H28	SPI VIDs (to VRM0)	SPI	CMOS	Drv	No			No
PV_CT_P_PIN_SPIVID0_CS	J28	SPI VIDs (to VRM0)	SPI	CMOS	Drv	No			No
PV_CT_P_PIN_SPIADC_MOSI	Y37	SPISS MOSI	SPI	CMOS	Drv	No			No
PV_PIN_P_CT_SPIADC_MISO	V37	SPISS MISO	SPI	CMOS	Rec	No			No
PV_CT_P_PIN_SPIADC_SCLK	AA39	SPISS SCLK	SPI	CMOS	Drv	No			No
PV_CT_P_PIN_SPIADC_CS0	AA38	SPISS CS0	SPI	CMOS	Drv	No			No
PV_CT_P_PIN_SPIADC_CS1	AA37	SPISS CS1	SPI	CMOS	Drv	No			No

5.2.8 I²C Signals

Table 5-12 lists the I²C signals. See the IBM reference design examples in the [IBM Portal for OpenPOWER](#) for implementation details.

Table 5-12. I²C Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_B_CT_I2CSL_SCL	BA27	I ² C Slave Clock ¹	I ² C	OD	BiDi		3.3 V AUX	Yes	Yes
PV_PIN_B_CT_I2CSL_SDA	BA28	I ² C Slave Data ¹	I ² C	OD	BiDi		3.3 V AUX	Yes	Yes
PV_CT_M_PIN_SEEPROM0_CLK	AY08	SEEPROM Clock ²	I ² C	OD	Drv	Pull-up 1.5 K Ω	3.3 V AUX	Yes	Yes
PV_CT_M_PIN_SEEPROM0_DATA	BA08	SEEPROM Data ²	I ² C	OD	BiDi	Pull-up 1.5 K Ω	3.3 V AUX	Yes	Yes
PV_CT_M_PIN_SEEPROM1_CLK	N10	SEEPROM Clock ²	I ² C	OD	Drv	Pull-up 1.5 K Ω	3.3 V AUX	Yes	Yes
PV_CT_M_PIN_SEEPROM1_DATA	P10	SEEPROM Data ²	I ² C	OD	BiDi	Pull-up 1.5 K Ω	3.3 V AUX	Yes	Yes
PV_CT_B_PIN_LP_I2C_SCL_B	AY26	I ² C Master Data Lightpath	I ² C	OD	BiDi	See note 3	3.3 V AUX	Yes	Yes
PV_CT_B_PIN_LP_I2C_SDA_B	AY27	I ² C Master Clock Lightpath	I ² C	OD	BiDi	See note 3	3.3 V AUX	Yes	Yes
PV_CT_B_PIN_PCI_I2C_SCL_B	AM37	I ² C Master Data PCIe E1	I ² C	OD	BiDi	See note 3	3.3 V AUX	Yes	Yes
PV_CT_B_PIN_PCI_I2C_SDA_B	AL37	I ² C Master Data PCIe E1	I ² C	OD	BiDi	See note 3	3.3 V AUX	Yes	Yes

1. Alternate path into the chip FSI; connect to the BMC. See the IBM reference design examples in the [IBM Portal for OpenPOWER](#) for implementation details.
2. Module VPD.
3. If the bus is unused, pull-down to GND through a 50 Ω resistor. If used, the total value of parallel resistance on each net must be greater than 1.2 K Ω including the tolerance.



5.2.9 Time-of-Day Signal

Table 5-13 lists the time-of-day (TOD) signal.

Table 5-13. Time-of-Day and Bus Synchronization Signal

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_P_CT_OSC0_TODREFCLK	V10	TOD Reference Clock ¹	CLK	CMOS	Rec	No	No	N/A	No

1. See the IBM reference design in the [IBM Portal for OpenPOWER](#) for implementation details. Signal pin V_{MAX} = 1.2 V.

5.2.10 Thermal Diode and Monitor Signals

Table 5-14 lists the thermal diode and monitor signals. See the IBM reference design examples in the [IBM Portal for OpenPOWER](#) for implementation details.

Table 5-14. Thermal Diodes and Monitor Signals (Sheet 1 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_CT_P_PIN_TDIODE_A5	AL18	Core Thermal Diode Anode ¹	Thermal	Analog	AnlgOut	No			
TS_CT_P_PIN_TDIODE_C5	AL17	Core Thermal Diode Cathode ¹	Thermal	Analog	AnlgOut	No			
TS_CT_P_PIN_TDIODE_A13	AL31	Core Thermal Diode Anode ¹	Thermal	Analog	AnlgOut	No			
TS_CT_P_PIN_TDIODE_C13	AL32	Core Thermal Diode Cathode ¹	Thermal	Analog	AnlgOut	No			
TS_CT_P_PIN_DTS2_MONI	N18	Digital Thermal Sensor Monitor ²	Thermal	Analog	AnlgOut	No	N/A	N/A	No
TS_CT_P_PIN_AMX0_VSENSE	G27	West Analog Muxed Sense ³	Vsense	Analog	AnlgOut	No	N/A	N/A	No

1. IBM recommends that this signal be no connect (N/C) for OpenPOWER products. Accurate processor temperature readings are available from the [OCC](#) via the processor I²C bus.
 2. No connect.
 3. Voltage sense signals are used only for characterization and debug.



Table 5-14. Thermal Diodes and Monitor Signals (Sheet 2 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_CT_P_PIN_AMX0_GSENSE	F27	West Analog Muxed Ground Sense ³	Vsense	Analog	AnlgOut	No	N/A	N/A	No
TS_CT_P_PIN_AMX1_VSENSE	AN25	West Analog Muxed Sense ³	Vsense	Analog	AnlgOut	No	N/A	N/A	No
TS_CT_P_PIN_AMX1_GSENSE	AM25	West Analog Muxed Ground Sense ³	Vsense	Analog	AnlgOut	No	N/A	N/A	No
TS_CT_P_PIN_GDDCORE0_GSENSE	T14	Chiplet Core Logic Ground Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VDDCORE0_VSENSE	R14	Chiplet Core Logic Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_GDSCORE0_GSENSE	N20	Chiplet Core <u>SRAM</u> Ground Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VCSCORE0_VSENSE	M20	Chiplet Core SRAM Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_GDECO0_GSENSE	M24	Chiplet <u>ECO</u> Logic Ground Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VDDECO0_VSENSE	N23	Chiplet ECO Logic Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VCSECO0_VSENSE	N24	Chiplet ECO SRAM Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VDDEX0_VSENSE	U24	EX VDD Logic Voltage Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_EX0_GSENSE	T24	EX VCS Ground Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VCSEX0_VSENSE	U23	EX VCS Logic Voltage Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VIO_VSENSE	J37	VIO Logic Voltage Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_VIO_VPCI_GSENSE	K37	VIO VPCI Ground Sense ³	Vsense	Analog	AnlgOut				

1. IBM recommends that this signal be no connect (N/C) for OpenPOWER products. Accurate processor temperature readings are available from the QCC via the processor I²C bus.
2. No connect.
3. Voltage sense signals are used only for characterization and debug.



Table 5-14. Thermal Diodes and Monitor Signals (Sheet 3 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_CT_P_PIN_VPCI0_VSENSE	L37	VPCI Voltage Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_PFAMX_VSENSE	AB25	PFET Analog Muxed Sense ³	Vsense	Analog	AnlgOut				
TS_CT_P_PIN_PFAMX_GSENSE	AC25	PFET Analog Muxed Ground Sense ³	Vsense	Analog	AnlgOut				
PV_MSOP_M_CT_VREF_P/N	AC09, AC08	Internal chip reference pins ²	Pervasive	Analog	AnlgOut	No	N/A	No	N/A
VCS_SENSE_P	AG22	VCS Voltage Sense for the Voltage Regulators ³	Vsense	Analog	AnlgOut	No-popped 100 Ω pull-up	V _{CS}		
VCS_SENSE_N	AG23	VCS Voltage Sense for the Voltage Regulators ³	Vsense	Analog	AnlgOut	No-popped 100 Ω pull-down	GND		
VDD_SENSE_P	AE22	VDD Voltage Sense for the Voltage Regulators ³	Vsense	Analog	AnlgOut	No-popped 100 Ω pull-up	V _{DD}		
VDD_SENSE_N	AE23	VDD Voltage Sense for the Voltage Regulators ³	Vsense	Analog	AnlgOut	No-popped 100 Ω pull-down	GND		

1. IBM recommends that this signal be no connect (N/C) for OpenPOWER products. Accurate processor temperature readings are available from the [OCC](#) via the processor I²C bus.
2. No connect.
3. Voltage sense signals are used only for characterization and debug.



5.2.11 DMI Signals

Table 5-15 lists the DMI signals.

Table 5-15. DMI Signals (Sheet 1 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_P_CT_M0_TERMREF_P/N	J20, J21	Memory Termination Reference ¹	DMI	Analog	AnlGln	No			
MM_M0_P_PIN_CKC_CLK_P/N	G03, F03	Memory Channel Downstream Forwarded Clock	Data	EDI	DrvDiff				
MM_M0_P_PIN_CKC_DAT_[00:16]_P	N07, L07, M06, K06, L05, J05, K04, H04, H03, D01, E02, F01, G02, N04, J01, K02, L03	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_M0_P_PIN_CKC_DAT_[00:16]_N	M07, K07, L06, J06, K05, H05, J04, G04, J03, E01, F02, G01, H02, M04, K01, L02, M03	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_PIN_P_M0_CKC_CLK_P/N	A22, A23	Memory Channel Upstream Forwarded Clock	Data	EDI	RecDiff				
MM_PIN_P_M0_CKC_DAT_[00:23]_P	C15, D16, A14, B16, C17, A17, B18, G17, F18, A19, B21, C20, B23, C22, D19, A24, B27, C26, D22, A28, E19, E21, F19, G18	Memory Channel Upstream	Data	EDI	RecDiff				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
2. Chip internally has a 1 KΩ pull-up.



Table 5-15. DMI Signals (Sheet 2 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
MM_PIN_P_M0_CKC_DAT_[00:23]_N	C16, D17, A15, B17, C18, A18, B19, G16, F17, A20, B22, C21, B24, C23, D20, A25, B26, C25, D21, A27, E18, E20, F20, G19	Memory Channel Upstream	Data	EDI	RecDiff				
MM_M0_P_PIN_CKD_CLK_P/N	V04, U04	Memory Channel Downstream Forwarded Clock	Data	EDI	DrvDiff				
MM_M0_P_PIN_CKD_DAT_[00:16]_P	T09, R08, U08, T07, W07, V06, R06, V01, T05, T03, P01, R04, R02, P03, N02, N05, M01	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_M0_P_PIN_CKD_DAT_[00:16]_N	R09, P08, T08, R07, V07, U06, P06, U01, U05, U03, R01, T04, T02, R03, P02, P05, N01	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_PIN_P_M0_CKD_CLK_P	B06	Memory Channel Upstream Forwarded Clock	Data	EDI	RecDiff				
MM_PIN_P_M0_CKD_CLK_N	B07	Memory Channel Upstream Forwarded Clock	Data	EDI	RecDiff				
MM_PIN_P_M0_CKD_DAT_[00:23]_P	H10, G10, G11, F08, F10, E07, E09, D06, C06, B04, A05, C07, D08, A08, C10, B09, D11, A11, B12, C13, E12, D14, F13, E14	Memory Channel Upstream	Data	EDI	RecDiff				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
2. Chip internally has a 1 KΩ pull-up.



Table 5-15. DMI Signals (Sheet 3 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
MM_PIN_P_M0_CKD_DAT_[00:23]_N	H11, G09, G12, F09, F11, E08, E10, D07, C05, B05, A06, C08, D09, A09, C11, B10, D12, A10, B11, C12, E13, D13, F14, E15	Memory Channel Upstream	Data	EDI	RecDiff				
MM_PIN_P_CT_M1_FAULT_C_N	AL09	Memory Fault Channel ²	Data	CMOS	Rec	No			No
MM_PIN_P_CT_M1_FAULT_D_N	AM10		Data	CMOS	Rec	No			No
PV_PIN_P_CT_M1_TERMREF_P/N	BA17, BA18	Memory Termination Reference ¹	DMI	Analog	Anlgn	No			
MM_M1_P_PIN_CKC_CLK_P/N	BB03, BC03	Memory Channel Downstream Forwarded Clock	Data	EDI	DrvDiff				
MM_M1_P_PIN_CKC_DAT_[00:16]_P	AT07, AV07, AU06, AW06, AV05, AY05, AW04, BA04, BA03, BE01, BD02, BC01, BB02, AT04, AY01, AW02, AV03	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_M1_P_PIN_CKC_DAT_[00:16]_N	AU07, AW07, AV06, AY06, AW05, BA05, AY04, BB04, AY03, BD01, BC02, BB01, BA02, AU04, AW01, AV02, AU03	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_PIN_P_M1_CKC_CLK_P/N	BH22, BH23	Memory Channel Upstream Forwarded Clock	Data	EDI	RecDiff				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
2. Chip internally has a 1 KΩ pull-up.





Table 5-15. DMI Signals (Sheet 4 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
MM_PIN_P_M1_CKC_DAT_[00:23]_P	BF15, BE16, BH14, BG16, BF17, BH17, BG18, BB17, BC18, BH19, BG21, BF20, BG23, BF22, BE19, BH24, BG27, BF26, BE22, BH28, BD19, BD21, BC19, BB18	Memory Channel Upstream	Data	EDI	RecDiff				
MM_PIN_P_M1_CKC_DAT_[00:23]_N	BF16, BE17, BH15, BG17, BF18, BH18, BG19, BB16, BC17, BH20, BG22, BF21, BG24, BF23, BE20, BH25, BG26, BF25, BE21, BH27, BD18, BD20, BC20, BB19	Memory Channel Upstream	Data	EDI	RecDiff				
MM_M1_P_PIN_CKD_CLK_P/N	AL04, AM04	Memory Channel Downstream Forwarded Clock	Data	EDI	DrvDiff				
MM_M1_P_PIN_CKD_DAT_[00:16]_P	AN09, AP08, AM08, AN07, AK07, AL06, AP06, AL01, AN05, AN03, AR01, AP04, AP02, AR03, AT02, AT05, AU01	Memory Channel Downstream	Data	EDI	DrvDiff				
<ol style="list-style-type: none"> Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor. Chip internally has a 1 KΩ pull-up. 									

Table 5-15. DMI Signals (Sheet 5 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
MM_M1_P_PIN_CKD_DAT_[00:16]_N	AP09, AR08, AN08, AP07, AL07, AM06, AR06, AM01, AM05, AM03, AP01, AN04, AN02, AP03, AR02, AR05, AT01	Memory Channel Downstream	Data	EDI	DrvDiff				
MM_PIN_P_M1_CKD_CLK_P/N	BG06, BG07	Memory Channel Upstream Forwarded Clock	Data	EDI	RecDiff				
MM_PIN_P_M1_CKD_DAT_[00:23]_P	BA10, BB10, BB11, BC08, BC10, BD07, BD09, BE06, BF06, BG04, BH05, BF07, BE08, BH08, BF10, BG09, BE11, BH11, BG12, BF13, BD12, BE14, BC13, BD14	Memory Channel Upstream	Data	EDI	RecDiff				
MM_PIN_P_M1_CKD_DAT_[00:23]_N	BA11, BB09, BB12, BC09, BC11, BD08, BD10, BE07, BF05, BG05, BH06, BF08, BE09, BH09, BF11, BG10, BE12, BH10, BG11, BF12, BD13, BE13, BC14, BD15	Memory Channel Upstream	Data	EDI	RecDiff				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
2. Chip internally has a 1 KΩ pull-up.





Table 5-15. DMI Signals (Sheet 6 of 6)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
SH_PIN_P_M1_CKB_DAT_01_P SH_PIN_P_M1_CKB_DAT_03_P SH_PIN_P_M1_CKB_DAT_[06:08]_P SH_PIN_P_M1_CKB_DAT_[10:23]_P	AY15, AW12, BB06, BD04, BF03, AY13, BD05, AY09, BB07, AY12, BA07, BE04, BG14, BC05, BF02, BE03, BH03, BG02, BG01	Memory Channel Upstream	Data	EDI	RecDiff				
MM_CT_P_PIN_MB_NEST_REFCLK2_P MM_CT_P_PIN_MB_NEST_REFCLK2_N MM_CT_P_PIN_MB_NEST_REFCLK3_P MM_CT_P_PIN_MB_NEST_REFCLK3_N MM_CT_P_PIN_MB_NEST_REFCLK6_P MM_CT_P_PIN_MB_NEST_REFCLK6_N MM_CT_P_PIN_MB_NEST_REFCLK7_P MM_CT_P_PIN_MB_NEST_REFCLK7_N	M09 L09 K10 L10 AV09 AU09 AW10 AV10	POWER8 Memory Buffer Nest Clock	CLK	CMOS	Drv				
MM_CT_P_PIN_MB_MEM_REFCLK2_P MM_CT_P_PIN_MB_MEM_REFCLK2_N MM_CT_P_PIN_MB_MEM_REFCLK3_P MM_CT_P_PIN_MB_MEM_REFCLK3_N MM_CT_P_PIN_MB_MEM_REFCLK6_P MM_CT_P_PIN_MB_MEM_REFCLK6_N MM_CT_P_PIN_MB_MEM_REFCLK7_P MM_CT_P_PIN_MB_MEM_REFCLK7_N	L11 M11 L12 K12 AV11 AU11 AT12 AU12	POWER8 Memory Buffer Memory Clock	CLK	CMOS	Drv				
MM_PIN_P_CT_M0_FAULT_C_N MM_PIN_P_CT_M0_FAULT_D_N	V09, P11	Memory Fault Channel	Data	CMOS	Rec				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
2. Chip internally has a 1 KΩ pull-up.

5.2.12 A Bus Signals

Table 5-16 lists the A bus signals.

Table 5-16. A Bus Signals (Sheet 1 of 4)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
NA_PIN_P_A0_CK0_CLK_P/N	AK46, AJ46	Clock Input	Data	EDI	RecDiff				
NA_PIN_P_A0_CK0_DAT_[00:22]_P	AJ43, AF43, AL43, AH44, AG45, AJ45, AF47, AH46, AL44, AJ47, AG48, AK48, AL47, AM45, AM48, AN44, AP47, AR48, AN46, AT47, AR46, AU48, AP45	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_PIN_P_A0_CK0_DAT_[00:22]_N	AK43, AG43, AM43, AG44, AF45, AH45, AE47, AG46, AK44, AH47, AF48, AJ48, AK47, AL45, AL48, AM44, AN47, AP48, AM46, AR47, AP46, AT48, AN45	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_A0_P_PIN_CK0_CLK_P/N	H48, G48	Clock Output	Data	EDI	DrvDiff				
NA_A0_P_PIN_CK0_DAT_[00:22]_P	D44, C44, B45, A47, E45, B48, G44, D47, E46, E48, F47, G46, H45, J47, H43, K48, L47, K46, N48, M46, J44, N45, K45	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.





Table 5-16. A Bus Signals (Sheet 2 of 4)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
NA_A0_P_PIN_CK0_DAT_[00:22]_N	D43, C45, B46, A46, F45, C48, F44, C47, D46, D48, E47, F46, G45, H47, G43, J48, K47, J46, M48, L46, H44, M45, L45	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				
NA_PIN_P_A1_CK0_CLK_P/N	AT42, AR42	Clock Input	Data	EDI	RecDiff				
NA_PIN_P_A1_CK0_DAT_[00:22]_P	AG40, AH41, AJ40, AK41, AL39, AM40, AN39, AN41, AP40, AP42, AR41, AR43, AU43, AT44, AV44, AU45, AW45, AV46, AY46, AW47, BA47, AY48, BB48	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_PIN_P_A1_CK0_DAT_[00:22]_N	AF40, AG41, AH40, AJ41, AK39, AL40, AM39, AM41, AN40, AN42, AP41, AP43, AT43, AR44, AU44, AT45, AV45, AU46, AW46, AV47, AY47, AW48, BA48	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_A1_P_PIN_CK0_CLK_P/N	R43, P43	Clock Output	Data	EDI	DrvDiff				
<p>1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.</p>									

Table 5-16. A Bus Signals (Sheet 3 of 4)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
NA_A1_P_PIN_CK0_DAT_[00:22]_P	K43, J42, L42, K41, M44, L40, M41, N43, M39, P42, N40, P44, R41, T40, U39, T42, W39, V40, U41, Y41, V43, AA42, W42	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				
NA_A1_P_PIN_CK0_DAT_[00:22]_N	J43, H42, K42, J41, L44, K40, L41, M43, L39, N42, M40, N44, P41, R40, T39, R42, V39, U40, T41, W41, U43, Y42, V42	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				
NA_PIN_P_A2_CK0_CLK_P/N	BC44, BB44	Clock Input	Data	EDI	RecDiff				
NA_PIN_P_A2_CK0_DAT_[00:22]_P	AT39, AV39, AU40, AW40, AV41, AY41, AW42, BA42, AY43, BB43, BA44, BB45, BC46, BD45, BD47, BE48, BF47, BG48, BE46, BH46, BG45, BF44, BE43	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_PIN_P_A2_CK0_DAT_[00:22]_N	AR39, AU39, AT40, AV40, AU41, AW41, AV42, AY42, AW43, BA43, AY44, BA45, BB46, BC45, BC47, BD48, BE47, BF48, BD46, BH47, BG46, BF45, BE44	16-Bit Pack Data Input [00:22]	Data	EDI	Rec				
NA_A2_P_PIN_CK0_CLK_P/N	Y48, W48	Clock Output	Data	EDI	DrvDiff				

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.





Table 5-16. A Bus Signals (Sheet 4 of 4)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
NA_A2_P_PIN_CK0_DAT_[00:22]_P	U44, T45, R46, P47, U46, R48, T47, V45, V48, W44, W47, Y46, AA47, Y43, AC48, AB46, AA45, AC45, AB44, AD44, AC43, AD42, AB41	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				
NA_A2_P_PIN_CK0_DAT_[00:22]_N	T44, R45, P46, N47, T46, P48, R47, U45, U48, V44, V47, W46, Y47, W43, AB48, AA46, Y45, AB45, AA44, AC44, AB43, AC42, AA41	16-Bit Pack Data Output [00:22]	Data	EDI	Drv				
PV_PIN_P_CT_A_TERMREF_P/N	U38, V48	A Bus Terminal Reference (P/N) ¹	ABus	OD	Anlgn	No			

1. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.

5.2.13 PCIe Bus Signals

Table 5-17 lists the PCIe bus signals.

Table 5-17. PCIe Bus Signals (Sheet 1 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_PIN_P_CT_OSC0_E_REFCLK_P/N	AD40, AD39	PCIe Bus Input Reference Clock ¹	PLL/CLK	PCIE	RecDiff	No	N/A	Yes PCIe HCSL	No
PE_PIN_P_E0_CK0_DAT_[00:07]_P	H36, G37, H38, F38, G39, E39, F39, D38	Data Input (16× non-bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E0_CK0_DAT_[00:07]_N	H35, G36, H37, F37, G38, E38, F40, D37,	Data Input (16× non-bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E0_CK1_DAT_[00:07]_P	E41, D40, C41, C38, A42, B41, A41, B40	Data Input (16× non-bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E0_CK1_DAT_[00:07]_N	E40, D39, C40, C39, A43, B42, A40, B39	Data Input (16× non-bifurcatable bus)	Data	PCIE	RecDiff				
PE_E0_P_PIN_CK0_DAT_[00:07]_P	G30, F32, G32, E33, F34, D34, E34, D32	Data Output (16× non-bifurcatable bus)	Data	PCIE	DrvDiff				
PE_E0_P_PIN_CK0_DAT_[00:07]_N	G31, F31, G33, E32, F33, D33, E35, D31	Data Output (16× non-bifurcatable bus)	Data	PCIE	DrvDiff				
PE_E0_P_PIN_CK1_DAT_[00:07]_P	C35, C33, A36, B35, A34, B34, A32, B31	Data Output (16× non-bifurcatable bus)	Data	PCIE	DrvDiff				
PE_E0_P_PIN_CK1_DAT_[00:07]_N	C34, C32, A37, B36, A35, B33, A31, B30	Data Output (16× non-bifurcatable bus)	Data	PCIE	DrvDiff				
PE_CT_P_PIN_E0_PERST0_B	H33	PCIe Reset 0 ²	Control	OD	Drv		3.3 V AUX	Yes	Yes

1. See the [IBM reference design](#) for implementation details.
2. IBM uses a 4.7 K Ω pull-up. Follow PCIe slot/device endpoint specifications. If the bus is not used, this pin can be a no connect. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.
3. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω , 1% 0402 resistor.
4. The PRSNT signal has an internal 1 K Ω pull-up to 1.1 V. An additional onboard pull-up of the specified value range is only required if the signal is part of a level-translation circuit. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.



Table 5-17. PCIe Bus Signals (Sheet 2 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PE_CT_P_PIN_E0_PERST1_B	J34	PCIe Reset 1 ²	Control	OD	Drv		3.3 V AUX	Yes	Yes
PE_PIN_P_CT_E0_PRSNT0_B	J33	Present 0 ⁴	Control	OD	Rec	Pull-up ≤ 3 KΩ ±5%		No	No
PE_PIN_P_CT_E0_PRSNT1_B	J32	Present 1 ⁴	Control	OD	Rec	Pull-up ≤ 3 KΩ ±5%		No	No
PE_CT_P_PIN_E0_SLOT_CLK0_P/N	AD37, AC37	Clock 0 P/N	PLL	PCIE	DrvDiff	Pull-down 50 Ω ±5%	GND	Yes	Yes
PV_PIN_P_CT_E0_TERMREF_P/N	M37, N37	PHY Support ³	PCIe	Analog	AnlGln	No			
PV_PIN_P_CT_E1_TERMREF_P/N	AT38, AR38	PHY Support ³	PCIe	Analog	AnlGln	No			
PE_PIN_P_E1_CK0_DAT_[00:07]_P	BA36, BB37, BA38, BC38, BB39, BD39, BC40, BE37	Data Input (16×/8× bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E1_CK0_DAT_[00:07]_N	BA35, BB36, BA37, BC37, BB38, BD38, BC39, BE38	Data Input (16×/8× bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E1_CK1_DAT_[00:07]_P	BD41, BE40, BF41, BF38, BH42, BG41, BH41, BG40	Data Input (16×/8× bifurcatable bus)	Data	PCIE	RecDiff				
PE_PIN_P_E1_CK1_DAT_[00:07]_N	BD40, BE39, BF40, BF39, BH43, BG42, BH40, BG39	Data Input (16×/8× bifurcatable bus)	Data	PCIE	RecDiff				
PE_E1_P_PIN_CK0_DAT_[00:07]_P	BC31, BB31, BB33, BD33, BC34, BE34, BD35, BE32	Data Output (16×/8× bifurcatable bus)	Data	PCIE	DrvDiff				

1. See the [IBM reference design](#) for implementation details.
2. IBM uses a 4.7 KΩ pull-up. Follow PCIe slot/device endpoint specifications. If the bus is not used, this pin can be a no connect. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.
3. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
4. The PRSNT signal has an internal 1 KΩ pull-up to 1.1 V. An additional onboard pull-up of the specified value range is only required if the signal is part of a level-translation circuit. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.



Table 5-17. PCIe Bus Signals (Sheet 3 of 3)

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PE_E1_P_PIN_CK0_DAT_[00:07]_N	BC32, BB30, BB32, BD32, BC33, BE33, BD34, BE31	Data Output (16×/8× bifurcatable bus)	Data	PCIE	DrvDiff				
PE_E1_P_PIN_CK1_DAT_[00:07]_P	BF35, BF32, BH37, BG36, BH34, BG33, BH31, BG30	Data Output (16×/8× bifurcatable bus)	Data	PCIE	DrvDiff				
PE_E1_P_PIN_CK1_DAT_[00:07]_N	BF34, BF33, BH36, BG35, BH35, BG34, BH32, BG31	Data Output (16×/8× bifurcatable bus)	Data	PCIE	DrvDiff				
PE_CT_P_PIN_E1_PERST0_B	AV37	PCIe Reset 0 ²	Control	OD	Drv		3.3 V AUX	Yes	Yes
PE_CT_P_PIN_E1_PERST1_B	AU37	PCIe Reset 1 ²	Control	OD	Drv		3.3 V AUX	Yes	Yes
PE_PIN_P_CT_E1_PRSENT0_B	AY35	Present 0 ⁴	Control	OD	Rec	Pull-up ≤ 3 KΩ ±5%		No	No
PE_PIN_P_CT_E1_PRSENT1_B	BA33	Present 1 ⁴	Control	OD	Rec	Pull-up ≤ 3 KΩ ±5%		No	No
PE_CT_P_PIN_E1_SLOT_CLK0_P/N	AG38, AF38	Clock 0	CLK	PCIE	DrvDiff	Pull-down 50 Ω ±5%	GND	Yes	No
PE_CT_P_PIN_E1_SLOT_CLK1_P/N	AH37, AG37	Clock 1	CLK	PCIE	DrvDiff	Pull-down 50 Ω ±5%	GND	Yes	No

1. See the [IBM reference design](#) for implementation details.
2. IBM uses a 4.7 KΩ pull-up. Follow PCIe slot/device endpoint specifications. If the bus is not used, this pin can be a no connect. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.
3. Do not connect to any voltages or signals. Connect the P/N signals with a 169 Ω, 1% 0402 resistor.
4. The PRSNT signal has an internal 1 KΩ pull-up to 1.1 V. An additional onboard pull-up of the specified value range is only required if the signal is part of a level-translation circuit. See *Section 3.3.4 PCIe Bus* on page 22 for additional information.



5.2.14 PSI Signals

Table 5-18 lists the PSI signals. The PSI interface is not used in OpenPOWER systems; however, some of the nets require termination as shown in Table 5-18.

Table 5-18. PSI Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
PV_CT_P_PIN_PSI_CLK_P/N	AK12, AL12	No connect. Float Output Clock.	PSI	EI4	DrvDiff	No	N/A	–	No
PV_CT_P_PIN_PSI_DATA	AL11	Output Data. No Connect.	PSI	EI4	Drv	No	N/A	–	No
PV_PIN_P_CT_PSI_DATA	AN11	Input Data. No Connect.	PSI	EI4	Rec	No	N/A	–	No
PV_PIN_P_CT_PSI_CLK_P	AP12	Unused. Terminate Input Clock.	PSI	EI4	RecDiff	Pull-down 49 Ω	GND	–	No
PV_PIN_P_CT_PSI_CLK_N	AN12	Unused. Terminate Input Clock.	PSI	EI4	RecDiff	Pull-up 49 Ω	1.1 V	–	No



5.2.15 Miscellaneous Signals

Table 5-19 lists the JTAG signals.

Note: JTAG is no longer widely use by IBM Power Systems™ except for debug.

Table 5-19. JTAG Signals

Signal	Pins	Description	Category	Family	Type	Board Pull-up/ Pull-down?	Rail for Pull-up/ Pull-down?	Industry Standard Compliant?	3.3 V Tolerant?
TS_PIN_P_CT_CARD_TEST	BD27	Unused. Tie Off.	Pervasive	CMOS	Rec	Pull-down ≤ 3 KΩ ±5%	GND	No	No
TS_PIN_P_CT_JTAG_TMS	G07	Unused. Tie Off.	Pervasive	CMOS	Drv	Pull-up ≤ 3 KΩ ±5%	1.1 V	No	No
TS_PIN_P_CT_JTAG_TDI	F06	Unused. Tie Off.	Pervasive	CMOS	Drv	Pull-up ≤ 3 KΩ ±5%	1.1 V	No	No
TS_CT_P_PIN_JTAG_TDO	E05	Unused. Tie Off.	Pervasive	CMOS	Rec	Pull-up ≤ 3 KΩ ±5%	1.1 V	No	No
TS_PIN_P_CT_EXT_TRIGGER_TCK	P12	Throttle Signal. ^{1, 2}	Pervasive	OD	BiDi	Pull-up ≥ 1 KΩ required	3.3 V	N/A	Yes, up to 3.65 V

1. The TS_PIN_P_CT_EXT_TRIGGER_TCK is an active low signal that can be asserted in the case of an emergency power drop situation. When asserted, it tells the OCC to go to the power state defined for the “N mode” attribute (OPEN_POWER_N_BULK_POWER_LIMIT_WATTS) in the XML file generated by the ServerWiz tool.
2. The reference design implements a possible use case for controlling the TS_PIN_P_CT_EXT_TRIGGER_TCK throttle pin. If one of the power supplies is powered off in a redundant power-supply system, the OCC is instructed to go to power-save mode, which can actuate in less than 10 ms via this throttle pin. This is useful if the total actual system power exceeds the capability of a single power supply (oversubscription). Another common use case is to tie TS_PIN_P_CT_EXT_TRIGGER_TCK to a BMC GPIO for software control.





6. Electrical Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the POWER8 processor.

6.1 Frequency Domains

Table 6-1 lists the POWER8 and POWER8 memory buffer chip frequency domains and scan frequency domains.

Table 6-1. POWER8/POWER8 memory buffer Frequency Domains (Sheet 1 of 2)

Region	IP	Nominal Frequency	Maximum Frequency	Minimum Frequency	Supply Type	Functional Phase	EI Cycle (ps)	Scan Phase	Scan Cycles	Macro Pin
Core	C1, L2	Varied	5.5	1.2 GHz (200 MHz)	Adaptive and Dynamic	M, M×2	208	S	416	nclk
Chiplet	L3, NCU	Varied	2.75	0.6 GHz (200 MHz)	Adaptive and Dynamic	M1×2	416	S1	416	cache_nclk
PB	nest	2.4 GHz	2.7 GHz	1.9 GHz	Fixed (V _{IO})	NASYNC (×2), N[0:9]ASYNC (×2)	364	SN SN[0:9]	728	nest_nclk
MCIO	DMI	4.8 GHz	5.4 GHz	3.8 GHz	Fixed (V _{IO})	MCIO (×2/×4)	182/364/728	N/A	N/A	mcio_nclk
A	A0:2	1.6 GHz	1.8 GHz	1.2 GHz	Fixed (V _{IO})	AASYNC (×2)	550/1100	SA	550	a_nclk
AIO	DiffA	3.2 GHz	3.6 GHz	2.4 GHz	Fixed (V _{IO})	AIO/AIO×2/AIO×4	275/550/1100	N/A	N/A	aio_nclk
PCIe	PCIe	1 GHz	1.1 GHz	0.9 GHz	Fixed (V _{IO})	PCIASYNC (×2/×4)	790/1580/3160	SPCI	790	pcie_nclk
PCIIO	PCI	8/5/2.5 GHz	8.8/5.5/2.5 GHz	7.2/4.5/2.25 GHz	Fixed (V _{PCI})	PCIIO (×2/×4/×8/×16/×32/×64/×128)	100	N/A	N/A	No grid clock; various tree clocks
PCIREF	PCI	0.1 GHz	0.1 GHz	0.1 GHz	Fixed (V _{PCI})	PCIREF	7900	N/A	N/A	No grid clock (trees)
PCIFB	PCI	0.1 GHz	0.1 GHz	0.1 GHz	Fixed (V _{PCI})	PCIFB	6400	N/A	N/A	No grid clock (trees)

1. Depends on PHY being at 1.2 V.



Table 6-1. POWER8/POWER8 memory buffer Frequency Domains (Sheet 2 of 2)

Region	IP	Nominal Frequency	Maximum Frequency	Minimum Frequency	Supply Type	Functional Phase	ET Cycle (ps)	Scan Phase	Scan Cycles	Macro Pin
ESI	FSI	166 MHz	166 MHz	1 KHz	Fixed (V _{SB})	FS0CLK, FS1CLK, FSFCLK	5200	SFS	5200	fsi_clk
DDR Memory	MBU	2.4 GHz	2.6 GHz	1.33 GHz	Fixed (V _{DD})	MEM, MEM×2, MEM×4	326	SMEM	652	mem_nclk
SDR Memory	Combo PHY	1200	1200	667	Fixed (V _{DD} , DDR)	DPHY0/1 (×2/×4), SYS, SYSC, SYSQ, SYSQC, RD, DQSMUX, WR	760 ¹	SDPHY0 SDPHY1	760	dphy_nclk, sys_nclk, sysc_nclk, sysq_nclk, sysqc_nclk, rd_nclk, dqsmux_nclk, wr_nclk

1. Depends on PHY being at 1.2 V.

6.2 DC Electrical Characteristics

See the [POWER8 Systems Power Design and Validation Guide](#) for voltage and current specifications.

6.2.1 Frequencies and TDP

Table 6-2 lists projected frequencies and TDPs for the POWER8 processor.

Table 6-2. Frequencies and TDP

Part Number	Active Cores	Nominal Frequency (GHz)	Turbo Frequency (GHz)	Nominal TDP (W)	Turbo Power (W)	T _J Maximum (°C)	$\frac{ADP}{T_J}$ (°C)	Notes
00UL863	12	2.561	3.226	190	247	85	70	1
00UL010	11	2.893	3.525	190	247	85	70	
02AA204	11	2.930	3.226	165	177	85	70	3, 4, 5
00UL864	10	2.926	3.492	190	247	85	70	
00UL865	10	2.095	2.827	140	179	85	70	2
				145	184			3
00UL866	8	3.325	3.857	190	247	85	70	
00UL867	8	2.328	3.026	130	169	85	70	2
				135	174			3
00YV366	6	3.325	3.857	155	200	85	70	1, 3
01HL709	6	2.095	3.325	120	155	85	70	3
00YV860	4	3.325	3.857	125	155	85	70	1, 3

1. Values in this table are pending hardware validation and are subject to change.
2. Power specification associated with 1.05 V V_{IO}. See the *POWER8 Systems Power Design and Validation Guide* for more information on voltage supply specifications.
3. Power specification associated with 1.10 V V_{IO}. See the *POWER8 Systems Power Design and Validation Guide* for more information on voltage supply specifications.
4. The PB/nest nominal frequency is 2.0 GHz. All other PB/nest specifications are applicable from Table 6-1 on page 61.
5. This part number has limited availability. Contact your IBM representative for details.

6.2.2 Miscellaneous Signals

See the *I²C Bus Specification (version 2.1)* for DC electrical details of the I²C bus.

Table 6-3. I²C DC Voltage

DC Voltage	Description
I ² C Voltage	3.3 V V _{DD}
V _{IH}	V _{DD} × 0.7 = 2.3 V
V _{IL}	V _{DD} × 0.3 = 0.99 V

See the *PCI Local Bus Specification (Revision 3.0)* for DC electrical details for the LPC bus.

See the *Signal Integrity Miscellaneous Nets Topology Design Guidelines for POWER8 Power Systems* for additional information about the FSI signals.

6.3 AC Electrical Characteristics

This section provides the preliminary AC electrical characteristics for the POWER8 processor. After fabrication, parts are sorted by maximum processor core frequency and tested for conformance to the AC specifications for that frequency.

6.3.1 Clock AC Specifications

System reference clocks are 133.33 MHz and use host clock signal level (HCSL) differential levels, which are the same as the PCIe standard levels. Termination of 50 Ω to GND on each phase is required and is built into the Silicon Labs clock generators that the POWER8 processor uses. There is also the same 50 Ω to GND termination built into the differential receivers on the processor chip, but they are not enabled when the Silicon Labs clock generators are used. They must be enabled if some other vendor clock generator was used that did not have the integrated termination.

Spread spectrum is only allowed on the system reference clocks. It is limited to a spread percentage of 0.5% in the downward direction, which is the specification allowed by the DRAMs.

PCIe reference clocks are 100.00 MHz and use HCSL differential levels, which are the same as the PCIe standard levels. Termination of 50 Ω to GND on each phase is required and is built into the Silicon Labs clock generators that the POWER8 processor uses. There is also the same 50 Ω to GND termination built into the differential receivers on the processor chip, but they are not enabled when the Silicon Labs clock generators are used. They must be enabled if some other vendor clock generator is used that does not have the integrated termination.

PCIe and system reference clocks are HCSL differential levels, which is the PCIe standard. Spread spectrum is not supported by POWER systems on PCIe.

The LPC clock to the processor is 33.33 MHz single-ended CMOS with an MPUL of 1.1 V. The IBM system has a resistor divider network on the board to support this. The reference clock skew specification for LPC is 2.0 ns.

The TOD reference clocks to the processor are 16.0 MHz (20 PPM frequency stability), single-ended CMOS with an MPUL of 1.1 V. There is a resistor divider network on the board to support this.

Figure 6-1 shows the differential HCSL reference clock waveforms.

Figure 6-1. Differential (HCSL) Reference Clock Waveform (System and PCIe)




Table 6-4. Differential Reference Clock DC and AC Specification (Sheet 1 of 2)

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
V_{OL}	Output low voltage	-0.10	0.0	0.1	V	1
V_{OH}	Output high voltage	0.50	0.70	0.90	V	1
V_{SWING}	Voltage swing	0.50	0.70	1.0	V	1
V_{CROSS}	Absolute crossing point (common mode voltage)	250	350	500	mV	1, 2, 3
V_{CROSS} Delta	Maximum variation in common mode voltage	-	-	100	mV	1, 2, 4
V_{MAX}	Absolute maximum voltage	-	-	1.15	V	1, 5
V_{MIN}	Absolute minimum voltage	-0.20	-	-	V	1, 6

1. Measurement taken from a single-ended waveform (see Table 6-1 on page 65).
2. Measured at the crossing point where the instantaneous voltage value of the rising edge of REFCLK_P equals the falling edge of REFCLK_N (see Figure 6-2 on page 66).
3. Refers to the total variation from the lowest crossing point to the highest crossing point, regardless of which edges are crossing. Refers to all crossing points for this measurement (see Figure 6-2 on page 66).
4. Defined as the total variation of all crossing voltages of rising REFCLK_P and falling REFCLK_N. This is the maximum allowed variance in V_{CROSS} for any particular system (see Figure 6-3 on page 67).
5. Defined as the maximum instantaneous voltage including overshoot (see Figure 6-2 on page 66).
6. Defined as the minimum instantaneous voltage including overshoot (see Figure 6-2 on page 66).
7. Measurement taken from a differential waveform (see Figure 6-1 on page 65).
8. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK_P - REFCLK_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing (see Figure 6-5 on page 67).
9. T_{STABLE} is the time that the differential clock must maintain a minimum ± 150 mV differential voltage after the rising/falling edges before it is allowed to drop back into the $V_{RB} \pm 100$ mV differential range (see Figure 6-6 on page 68).
10. Defined as the average period. This includes crystal PPM and spread spectrum.
11. Defined as the frequency accuracy specification of the crystal that is used to generate the reference clock (typically less than 100 PPM).
12. PPM refers to parts per million and is a DC absolute period accuracy specification. One PPM is 1/1,000,000th of the clock frequency. The period is to be measured with a frequency counter with the measurement window set to 100 ms or greater. For systems that use spread-spectrum clocking, there is an additional 2,500 PPM average shift in the maximum period resulting from a 0.5% down spread.


Table 6-4. Differential Reference Clock DC and AC Specification (Sheet 2 of 2)

Symbol	Parameter	Minimum	Typical	Maximum	Units	Notes
V _{OL} (Diff)	Output low voltage	-0.5	-0.7	-0.9	V	7
V _{OH} (Diff)	Output high voltage	0.50	0.70	0.90	V	7
V _{SWING} (Diff)	Voltage swing (differential)	1.0	1.4	1.8	V	7
T _R , T _F (Diff)	Rising and falling edge rates (differential)	1.0	2.0	4.0	V/ns	7, 8
V _{RB}	Ringback voltage margin	-100	–	100	mV	7, 9
T _{STABLE}	Time before V _{RB} is allowed	500	–	–	ps	7, 9
Duty Cycle	Duty cycle	45	–	55	%	7
T Period Average	Average clock period accuracy	50	–	2550	PPM	7, 10, 11, 12

1. Measurement taken from a single-ended waveform (see *Table 6-1* on page 65).
2. Measured at the crossing point where the instantaneous voltage value of the rising edge of REFCLK_P equals the falling edge of REFCLK_N (see *Figure 6-2* on page 66).
3. Refers to the total variation from the lowest crossing point to the highest crossing point, regardless of which edges are crossing. Refers to all crossing points for this measurement (see *Figure 6-2* on page 66).
4. Defined as the total variation of all crossing voltages of rising REFCLK_P and falling REFCLK_N. This is the maximum allowed variance in V_{CROSS} for any particular system (see *Figure 6-3* on page 67).
5. Defined as the maximum instantaneous voltage including overshoot (see *Figure 6-2* on page 66).
6. Defined as the minimum instantaneous voltage including overshoot (see *Figure 6-2* on page 66).
7. Measurement taken from a differential waveform (see *Figure 6-1* on page 65).
8. Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK_P - REFCLK_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing (see *Figure 6-5* on page 67).
9. T_{STABLE} is the time that the differential clock must maintain a minimum ±150 mV differential voltage after the rising/falling edges before it is allowed to drop back into the V_{RB} ±100 mV differential range (see *Figure 6-6* on page 68).
10. Defined as the average period. This includes crystal PPM and spread spectrum.
11. Defined as the frequency accuracy specification of the crystal that is used to generate the reference clock (typically less than 100 PPM).
12. PPM refers to parts per million and is a DC absolute period accuracy specification. One PPM is 1/1,000,000th of the clock frequency. The period is to be measured with a frequency counter with the measurement window set to 100 ms or greater. For systems that use spread-spectrum clocking, there is an additional 2,500 PPM average shift in the maximum period resulting from a 0.5% down spread.

Figure 6-2 shows the single-ended measurement points for absolute cross points and swing.

Figure 6-2. Single-Ended Measurement Points for Absolute Cross Points and Swing



6.3.2 Differential Reference Clock Measurements

Figure 6-3 shows the single-ended measurement points for the delta cross point.

Figure 6-3. Single-Ended Measurement Points for Delta Cross Point




Figure 6-4 shows the differential measurement points for the duty cycle and period.

Figure 6-4. Differential Measurement Points for Duty Cycle and Period




Figure 6-5 shows the differential measurement points for the rise and fall times.

Figure 6-5. Differential Measurement Points for Rise and Fall Times




Figure 6-6 shows the differential measurement points for ringback.

Figure 6-6. Differential Measurement Points for Ringback




Table 6-5 lists general DC and AC specifications.

Table 6-5. DC and AC Specifications

Parameter	Symbol	Test Condition	Minimum	Typical	Maximum	Units	Notes
Output Voltage	V_{OL}	Output low voltage	-	0	0.2	V	1
	V_{OH}	Output high voltage	0.8	1.0	1.15	V	1
	V_{SWING}	Peak-peak, single-ended swing	0.8	1.0	1.15	V	1, 2
Rise and Fall Times	T_R, T_F	20% - 80%	-	1.5	3.0	ns	1, 3
Duty Cycle	DC	Measured at $V_{SWING}/2$	45	-	55	%	1, 2, 4
Clock Period	T_{AVG}	Clock period accuracy	-50	-	+50	PPM	1, 2, 4, 5

1. Measurements taken from a single-ended waveform (see Figure 6-7 on page 69).
2. Voltage swing is equal to $V_{OH} - V_{OL}$ (see Figure 6-7 on page 69).
3. Rise and fall time measurements taken between 20% and 80% of V_{OH} and V_{OL} (see Figure 6-7 on page 69).
4. Measurements taken at a voltage equal to $V_{SWING}/2$ (see Figure 6-8 on page 69).
5. PPM refers to parts per million and is a DC absolute period accuracy specification. It includes only the accuracy of the crystal that is used to generate the clock because spread spectrum is not enabled. The period is to be measured with a frequency counter with the measurement window set to 100 ms or greater,

Figure 6-7 shows the single-ended processor reference clocks and highlights the voltage and transition time measurement points.

Figure 6-7. Single-Ended Processor Reference Clocks (Voltage and Transition Time Measurement Points)





Figure 6-8 shows the single-ended processor reference clocks and highlights the period and duty cycle measurement points.

Figure 6-8. Single-Ended Processor Reference Clocks (Period and Duty-Cycle Measurement Points)



6.3.3 FSI AC Specifications

Table 6-6 lists the AC specifications for the FSI bus.

Table 6-6. FSI Electrical Specification

Description	Minimum	Typical	Maximum	Units	Notes
C4 V_{MAX}			1.65	V	Maximum voltage at the chip pad.
Receiver V_{IL}			$0.3 \times 1.2 V_{SB}$	mV	For receiver input hysteresis.
Receiver V_{IH}	$0.7 \times 1.2 V_{SB}$			mV	For receiver input hysteresis.
1 K Ω Pull-up Resistance	1 K Ω	1.25 K Ω	1.5 K Ω	Ω	Pull-up resistance without leakage. If external pull-ups are used, they must be returned to V_{DOUT} and have a combined impedance not smaller than 1 K Ω .
1 K Ω Pull-down Resistance	1 K Ω	1.25 K Ω	1.5 K Ω	Ω	Pull-down resistance without leakage. If external pull downs are used, they have a combined impedance not smaller than 1 K Ω in parallel with 10 K Ω .
10 K Ω Pull-down Resistance	10 K Ω	12.5 K Ω	15 K Ω	Ω	Pull-up resistance without leakage.
Driver V_{OL}	$-0.1 \times 1.2 V_{SB}$		$0.2 \times 1.2 V_{SB}$	mV	Output pad driver levels.
Driver V_{OH}	$0.8 \times 1.2 V_{SB}$		$1.1 \times 1.2 V_{SB}$	mV	Output pad driver levels.
Duty Cycle distortion at 533 MHz with a 2 pF load	44.8	0	55.2	%	
Rise/Fall Time (10% - 90% of V_{DOUT} with a 2 pF load)	100	300	500	ps	

Table 6-7 lists the default settings for the internal FSI pull-up and pull-down resistors.

Table 6-7. Default FSI Settings

Function	SCM Pin	Pull-Up Internal Value	Pull-Down Internal Value
FSI Slave Clock	BE29	–	10 K Ω
FSI Slave Data	BE28	1 K Ω	–
FSI1 Clock	BA40	–	10 K Ω
FSI Master 0 Clock	BC42	–	–
FSI Master 0 Data	BB41	–	10 K Ω
FSI Master 1 Clock	AW38	–	–
FSI Master 1 Data	AY39	–	10 K Ω
FSI Master 2 Clock	BA25	–	–
FSI Master 2 Data	BA24	–	10 K Ω
FSI Master 3 Clock	AY23	–	–
FSI Master 3 Data	AY24	–	10 K Ω
FSI Master 6 Clock	BB22	–	–
FSI Master 6 Data	BB23	–	10 K Ω
FSI Master 7 Clock	BA22	–	–
FSI Master 7 Data	BA21	–	10 K Ω
FSI Master CP 1 Clock	BB25	–	–
FSI Master CP 1 Data	BB26	–	10 K Ω
FSI Master CP 2 Clock	BC24	–	–
FSI Master CP 2 Data	BC23	–	10 K Ω
FSI Master CP 3 Clock	BD24	–	–
FSI Master CP 3 Data	BD25	–	10 K Ω

6.3.4 SPI AC Specifications

Table 6-8 list the AC specifications for the SPI bus.

Table 6-8. SPI AC Specification

Description	Minimum	Typical	Maximum	Units	Notes
C4 V_{MAX}			1.65	V	Maximum voltage at the chip pad.
Receiver V_{IL}			$0.3 \times V_{IO}$	mV	For receiver input hysteresis.
Receiver V_{IH}	$0.7 \times V_{IO}$			mV	For receiver input hysteresis.
1 K Ω pull-up resistance	1 K Ω	1.25 K Ω	1.5 K Ω	Ω	Pull-up resistance without leakage. If external pull-ups are used, they must be returned to V_{DOUT} and have a combined impedance not smaller than 1 K Ω .
1 K Ω pull-down resistance	1 K Ω	1.25 K Ω	1.5 K Ω	Ω	Pull-down resistance without leakage. If external pull downs are used, they have a combined impedance not smaller than 1 K Ω in parallel with 10 K Ω .
10 K Ω pull-down resistance	10 K Ω	12.5 K Ω	15 K Ω	Ω	Pull-up resistance without leakage.
Driver V_{OL}	$-0.1 \times V_{IO}$		$0.2 \times V_{IO}$	mV	Output pad driver levels.
Driver V_{OH}	$0.8 \times V_{IO}$		$1.1 \times V_{IO}$	mV	Output pad driver levels.
Duty cycle distortion at 533 MHz with a 2 pF load	44.8	0	55.2	%	
Rise/fall time (10% - 90% of V_{DOUT} with a 2 pF load)	100	300	500	ps	

Table 6-9 lists the default settings for the internal SPI pull-up and pull-down resistors.

Table 6-9. Default SPI Settings

Function	SCM Pin	Pull-Up Internal Value	Pull-Down Internal Value
SPIVID0_MOSI	H29	–	–
SPIVID0_MISO	J30	–	–
SPIVID0_SCLK	H28	–	10 K Ω
SPIVID0_CS	J28	1 K Ω	–
SPIPSS_MOSI	Y37	–	–
SPIPSS_MISO	V37	–	–
SPIPSS_SCLK	AA39	–	10 K Ω
SPIPSS_CS0	AA38	1 K Ω	–
SPIPSS_CS1	AA37	1 K Ω	–

7. Mechanical Specifications

This section describes the POWER8 SCM features and pin list.

7.1 Single-Chip Module

Table 7-1 describes the POWER8 SCM.

Table 7-1. SCM Features

Feature	Description
Body Size	50 x 50 mm
Package Type	<u>FC PLGA</u>
Interconnect Technology	22 nm silicon-on-insulator (SOI)
	1.0 mm orthogonal pin pitch
	6-2-6 LGA
Buses	Four DMI interfaces at 9.6 Gbps
	Three 2-byte A buses at 6.4 Gbps
	Two x16 PCIe Generation 3 at 8 Gbps
Power	120 W, 125 W, 130 W, 135 W, 140W, 145 W, 155 W, or 190 W
Package Pin Assignments	2296 total
<u>SEEPROM</u> Structure	Single SEEPROM

7.2 Electrostatic Discharge Considerations

The POWER8 processor is electrostatic discharge (ESD) sensitive. An appropriate ESD handling procedure must be implemented and maintained by facilities handling this component. Handle according to the [ANSI/ESD S20.20](#) or IEC 61340-5-1 standard. Packaging of this product in an ESD safe container must be maintained according to the [ANSI/ESD S541](#) or IEC 61340-5-3 standard.

The POWER8 processor has completed an ESD stress qualification in accordance with the JEDEC specification JESD471. The levels shown in *Table 7-2* have been met.

Table 7-2. ESD Stress Qualification

ESD Model	Passing Level	Reference
Human Body Model	1000 V	JS-001 ¹
Charged Device Model (CDM) NonPCIe pins	200 V	JESD22-C101 ²
CDM PCIe pins	100 V	JESD22-C101 ²

1. JS-001-2014 is the Joint JEDEC/ESDA Standard for Electrostatic Discharge Sensitivity Test - Human Body Model (HBM) Component Level.
2. JESD22-C101F is the Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components.

7.3 Mechanical Drawings

See the [IBM Portal for OpenPOWER](#) for the current mechanical drawings and recommended module layout.

7.4 Pinout

Table 7-3 SCM Pin List on page 75 shows the signal pins for the POWER8 processor by position.

Table 7-3. SCM Pin List

Position	Net Name	Position	Net Name	Position	Net Name
A04	GND	A42	PE_PIN_P_E0_CK1_DAT_04_P	B34	PE_E0_P_PIN_CK1_DAT_05_P
A05	MM_PIN_P_M0_CKD_DAT_10_P	A43	PE_PIN_P_E0_CK1_DAT_04_N	B35	PE_E0_P_PIN_CK1_DAT_03_P
A06	MM_PIN_P_M0_CKD_DAT_10_N	A44	GND	B36	PE_E0_P_PIN_CK1_DAT_03_N
A07	GND	A45	GND	B37	GND
A08	MM_PIN_P_M0_CKD_DAT_13_P	A46	NA_A0_P_PIN_CK0_DAT_03_N	B38	GND
A09	MM_PIN_P_M0_CKD_DAT_13_N	A47	NA_A0_P_PIN_CK0_DAT_03_P	B39	PE_PIN_P_E0_CK1_DAT_07_N
A10	MM_PIN_P_M0_CKD_DAT_17_N	A48	GND	B40	PE_PIN_P_E0_CK1_DAT_07_P
A11	MM_PIN_P_M0_CKD_DAT_17_P	B03	GND	B41	PE_PIN_P_E0_CK1_DAT_05_P
A12	GND	B04	MM_PIN_P_M0_CKD_DAT_09_P	B42	PE_PIN_P_E0_CK1_DAT_05_N
A13	GND	B05	MM_PIN_P_M0_CKD_DAT_09_N	B43	GND
A14	MM_PIN_P_M0_CKC_DAT_02_P	B06	MM_PIN_P_M0_CKD_CLK_P	B44	GND
A15	MM_PIN_P_M0_CKC_DAT_02_N	B07	MM_PIN_P_M0_CKD_CLK_N	B45	NA_A0_P_PIN_CK0_DAT_02_P
A16	GND	B08	GND	B46	NA_A0_P_PIN_CK0_DAT_02_N
A17	MM_PIN_P_M0_CKC_DAT_05_P	B09	MM_PIN_P_M0_CKD_DAT_15_P	B47	GND
A18	MM_PIN_P_M0_CKC_DAT_05_N	B10	MM_PIN_P_M0_CKD_DAT_15_N	B48	NA_A0_P_PIN_CK0_DAT_05_P
A19	MM_PIN_P_M0_CKC_DAT_09_P	B11	MM_PIN_P_M0_CKD_DAT_18_N	C02	GND
A20	MM_PIN_P_M0_CKC_DAT_09_N	B12	MM_PIN_P_M0_CKD_DAT_18_P	C03	GND
A21	GND	B13	GND	C04	GND
A22	MM_PIN_P_M0_CKC_CLK_P	B14	GND	C05	MM_PIN_P_M0_CKD_DAT_08_N
A23	MM_PIN_P_M0_CKC_CLK_N	B15	GND	C06	MM_PIN_P_M0_CKD_DAT_08_P
A24	MM_PIN_P_M0_CKC_DAT_15_P	B16	MM_PIN_P_M0_CKC_DAT_03_P	C07	MM_PIN_P_M0_CKD_DAT_11_P
A25	MM_PIN_P_M0_CKC_DAT_15_N	B17	MM_PIN_P_M0_CKC_DAT_03_N	C08	MM_PIN_P_M0_CKD_DAT_11_N
A26	GND	B18	MM_PIN_P_M0_CKC_DAT_06_P	C09	GND
A27	MM_PIN_P_M0_CKC_DAT_19_N	B19	MM_PIN_P_M0_CKC_DAT_06_N	C10	MM_PIN_P_M0_CKD_DAT_14_P
A28	MM_PIN_P_M0_CKC_DAT_19_P	B20	GND	C11	MM_PIN_P_M0_CKD_DAT_14_N
A29	GND	B21	MM_PIN_P_M0_CKC_DAT_10_P	C12	MM_PIN_P_M0_CKD_DAT_19_N
A30	GND	B22	MM_PIN_P_M0_CKC_DAT_10_N	C13	MM_PIN_P_M0_CKD_DAT_19_P
A31	PE_E0_P_PIN_CK1_DAT_06_N	B23	MM_PIN_P_M0_CKC_DAT_12_P	C14	GND
A32	PE_E0_P_PIN_CK1_DAT_06_P	B24	MM_PIN_P_M0_CKC_DAT_12_N	C15	MM_PIN_P_M0_CKC_DAT_00_P
A33	GND	B25	GND	C16	MM_PIN_P_M0_CKC_DAT_00_N
A34	PE_E0_P_PIN_CK1_DAT_04_P	B26	MM_PIN_P_M0_CKC_DAT_16_N	C17	MM_PIN_P_M0_CKC_DAT_04_P
A35	PE_E0_P_PIN_CK1_DAT_04_N	B27	MM_PIN_P_M0_CKC_DAT_16_P	C18	MM_PIN_P_M0_CKC_DAT_04_N
A36	PE_E0_P_PIN_CK1_DAT_02_P	B28	GND	C19	GND
A37	PE_E0_P_PIN_CK1_DAT_02_N	B29	GND	C20	MM_PIN_P_M0_CKC_DAT_11_P
A38	GND	B30	PE_E0_P_PIN_CK1_DAT_07_N	C21	MM_PIN_P_M0_CKC_DAT_11_N
A39	GND	B31	PE_E0_P_PIN_CK1_DAT_07_P	C22	MM_PIN_P_M0_CKC_DAT_13_P
A40	PE_PIN_P_E0_CK1_DAT_06_N	B32	GND	C23	MM_PIN_P_M0_CKC_DAT_13_N
A41	PE_PIN_P_E0_CK1_DAT_06_P	B33	PE_E0_P_PIN_CK1_DAT_05_N	C24	GND



Position	Net Name	Position	Net Name	Position	Net Name
C25	MM_PIN_P_M0_CKC_DAT_17_N	D15	GND	E05	TS_CT_P_PIN_JTAG_TDO
C26	MM_PIN_P_M0_CKC_DAT_17_P	D16	MM_PIN_P_M0_CKC_DAT_01_P	E06	GND
C27	GND	D17	MM_PIN_P_M0_CKC_DAT_01_N	E07	MM_PIN_P_M0_CKD_DAT_05_P
C28	GND	D18	GND	E08	MM_PIN_P_M0_CKD_DAT_05_N
C29	GND	D19	MM_PIN_P_M0_CKC_DAT_14_P	E09	MM_PIN_P_M0_CKD_DAT_06_P
C30	GND	D20	MM_PIN_P_M0_CKC_DAT_14_N	E10	MM_PIN_P_M0_CKD_DAT_06_N
C31	GND	D21	MM_PIN_P_M0_CKC_DAT_18_N	E11	GND
C32	PE_E0_P_PIN_CK1_DAT_01_N	D22	MM_PIN_P_M0_CKC_DAT_18_P	E12	MM_PIN_P_M0_CKD_DAT_20_P
C33	PE_E0_P_PIN_CK1_DAT_01_P	D23	GND	E13	MM_PIN_P_M0_CKD_DAT_20_N
C34	PE_E0_P_PIN_CK1_DAT_00_N	D24	GND	E14	MM_PIN_P_M0_CKD_DAT_23_P
C35	PE_E0_P_PIN_CK1_DAT_00_P	D25	GND	E15	MM_PIN_P_M0_CKD_DAT_23_N
C36	GND	D26	GND	E16	GND
C37	GND	D27	GND	E17	GND
C38	PE_PIN_P_E0_CK1_DAT_03_P	D28	GND	E18	MM_PIN_P_M0_CKC_DAT_20_N
C39	PE_PIN_P_E0_CK1_DAT_03_N	D29	GND	E19	MM_PIN_P_M0_CKC_DAT_20_P
C40	PE_PIN_P_E0_CK1_DAT_02_N	D30	GND	E20	MM_PIN_P_M0_CKC_DAT_21_N
C41	PE_PIN_P_E0_CK1_DAT_02_P	D31	PE_E0_P_PIN_CK0_DAT_07_N	E21	MM_PIN_P_M0_CKC_DAT_21_P
C42	GND	D32	PE_E0_P_PIN_CK0_DAT_07_P	E22	GND
C43	GND	D33	PE_E0_P_PIN_CK0_DAT_05_N	E23	GND
C44	NA_A0_P_PIN_CK0_DAT_01_P	D34	PE_E0_P_PIN_CK0_DAT_05_P	E24	GND
C45	NA_A0_P_PIN_CK0_DAT_01_N	D35	GND	E25	GND
C46	GND	D36	GND	E26	GND
C47	NA_A0_P_PIN_CK0_DAT_07_N	D37	PE_PIN_P_E0_CK0_DAT_07_N	E27	GND
C48	NA_A0_P_PIN_CK0_DAT_05_N	D38	PE_PIN_P_E0_CK0_DAT_07_P	E28	GND
D01	MM_M0_P_PIN_CKC_DAT_09_P	D39	PE_PIN_P_E0_CK1_DAT_01_N	E29	GND
D02	GND	D40	PE_PIN_P_E0_CK1_DAT_01_P	E30	GND
D03	GND	D41	GND	E31	GND
D04	GND	D42	GND	E32	PE_E0_P_PIN_CK0_DAT_03_N
D05	GND	D43	NA_A0_P_PIN_CK0_DAT_00_N	E33	PE_E0_P_PIN_CK0_DAT_03_P
D06	MM_PIN_P_M0_CKD_DAT_07_P	D44	NA_A0_P_PIN_CK0_DAT_00_P	E34	PE_E0_P_PIN_CK0_DAT_06_P
D07	MM_PIN_P_M0_CKD_DAT_07_N	D45	GND	E35	PE_E0_P_PIN_CK0_DAT_06_N
D08	MM_PIN_P_M0_CKD_DAT_12_P	D46	NA_A0_P_PIN_CK0_DAT_08_N	E36	GND
D09	MM_PIN_P_M0_CKD_DAT_12_N	D47	NA_A0_P_PIN_CK0_DAT_07_P	E37	GND
D10	GND	D48	NA_A0_P_PIN_CK0_DAT_09_N	E38	PE_PIN_P_E0_CK0_DAT_05_N
D11	MM_PIN_P_M0_CKD_DAT_16_P	E01	MM_M0_P_PIN_CKC_DAT_09_N	E39	PE_PIN_P_E0_CK0_DAT_05_P
D12	MM_PIN_P_M0_CKD_DAT_16_N	E02	MM_M0_P_PIN_CKC_DAT_10_P	E40	PE_PIN_P_E0_CK1_DAT_00_N
D13	MM_PIN_P_M0_CKD_DAT_21_N	E03	GND	E41	PE_PIN_P_E0_CK1_DAT_00_P
D14	MM_PIN_P_M0_CKD_DAT_21_P	E04	GND	E42	GND



Position	Net Name
E43	GND
E44	GND
E45	NA_A0_P_PIN_CK0_DAT_04_P
E46	NA_A0_P_PIN_CK0_DAT_08_P
E47	NA_A0_P_PIN_CK0_DAT_10_N
E48	NA_A0_P_PIN_CK0_DAT_09_P
F01	MM_M0_P_PIN_CKC_DAT_11_P
F02	MM_M0_P_PIN_CKC_DAT_10_N
F03	MM_M0_P_PIN_CKC_CLK_N
F04	GND
F05	GND
F06	TS_PIN_P_CT_JTAG_TDI
F07	GND
F08	MM_PIN_P_M0_CKD_DAT_03_P
F09	MM_PIN_P_M0_CKD_DAT_03_N
F10	MM_PIN_P_M0_CKD_DAT_04_P
F11	MM_PIN_P_M0_CKD_DAT_04_N
F12	GND
F13	MM_PIN_P_M0_CKD_DAT_22_P
F14	MM_PIN_P_M0_CKD_DAT_22_N
F15	GND
F16	GND
F17	MM_PIN_P_M0_CKC_DAT_08_N
F18	MM_PIN_P_M0_CKC_DAT_08_P
F19	MM_PIN_P_M0_CKC_DAT_22_P
F20	MM_PIN_P_M0_CKC_DAT_22_N
F21	GND
F22	GND
F23	GND
F24	GND
F25	GND
F26	GND
F27	TS_CT_P_PIN_AMX0_GSENSE
F28	GND
F29	GND
F30	GND
F31	PE_E0_P_PIN_CK0_DAT_01_N
F32	PE_E0_P_PIN_CK0_DAT_01_P

Position	Net Name
F33	PE_E0_P_PIN_CK0_DAT_04_N
F34	PE_E0_P_PIN_CK0_DAT_04_P
F35	GND
F36	GND
F37	PE_PIN_P_E0_CK0_DAT_03_N
F38	PE_PIN_P_E0_CK0_DAT_03_P
F39	PE_PIN_P_E0_CK0_DAT_06_P
F40	PE_PIN_P_E0_CK0_DAT_06_N
F41	GND
F42	GND
F43	GND
F44	NA_A0_P_PIN_CK0_DAT_06_N
F45	NA_A0_P_PIN_CK0_DAT_04_N
F46	NA_A0_P_PIN_CK0_DAT_11_N
F47	NA_A0_P_PIN_CK0_DAT_10_P
F48	GND
G01	MM_M0_P_PIN_CKC_DAT_11_N
G02	MM_M0_P_PIN_CKC_DAT_12_P
G03	MM_M0_P_PIN_CKC_CLK_P
G04	MM_M0_P_PIN_CKC_DAT_07_N
G05	GND
G06	GND
G07	TS_PIN_P_CT_JTAG_TMS
G08	GND
G09	MM_PIN_P_M0_CKD_DAT_01_N
G10	MM_PIN_P_M0_CKD_DAT_01_P
G11	MM_PIN_P_M0_CKD_DAT_02_P
G12	MM_PIN_P_M0_CKD_DAT_02_N
G13	GND
G14	GND
G15	GND
G16	MM_PIN_P_M0_CKC_DAT_07_N
G17	MM_PIN_P_M0_CKC_DAT_07_P
G18	MM_PIN_P_M0_CKC_DAT_23_P
G19	MM_PIN_P_M0_CKC_DAT_23_N
G20	GND
G21	GND
G22	GND

Position	Net Name
G23	GND
G24	GND
G25	GND
G26	GND
G27	TS_CT_P_PIN_AMX0_VSENSE
G28	GND
G29	GND
G30	PE_E0_P_PIN_CK0_DAT_00_P
G31	PE_E0_P_PIN_CK0_DAT_00_N
G32	PE_E0_P_PIN_CK0_DAT_02_P
G33	PE_E0_P_PIN_CK0_DAT_02_N
G34	GND
G35	GND
G36	PE_PIN_P_E0_CK0_DAT_01_N
G37	PE_PIN_P_E0_CK0_DAT_01_P
G38	PE_PIN_P_E0_CK0_DAT_04_N
G39	PE_PIN_P_E0_CK0_DAT_04_P
G40	GND
G41	GND
G42	GND
G43	NA_A0_P_PIN_CK0_DAT_14_N
G44	NA_A0_P_PIN_CK0_DAT_06_P
G45	NA_A0_P_PIN_CK0_DAT_12_N
G46	NA_A0_P_PIN_CK0_DAT_11_P
G47	GND
G48	NA_A0_P_PIN_CK0_CLK_N
H01	GND
H02	MM_M0_P_PIN_CKC_DAT_12_N
H03	MM_M0_P_PIN_CKC_DAT_08_P
H04	MM_M0_P_PIN_CKC_DAT_07_P
H05	MM_M0_P_PIN_CKC_DAT_05_N
H06	GND
H07	GND
H08	TS_CT_P_PIN_PROBE1_N
H09	GND
H10	MM_PIN_P_M0_CKD_DAT_00_P
H11	MM_PIN_P_M0_CKD_DAT_00_N
H12	GND



Position	Net Name
H13	GND
H14	GND
H15	GND
H16	GND
H17	GND
H18	TS_CT_P_PIN_M0_T_PLLHFC_MKERF_N
H19	GND
H20	GND
H21	GND
H22	GND
H23	GND
H24	GND
H25	TS_CT_P_PIN_M0_C_MKERF_P
H26	GND
H27	GND
H28	PV_CT_P_PIN_SPIVID0_SCLK
H29	PV_CT_P_PIN_SPIVID0_MOSI
H30	GND
H31	GND
H32	GND
H33	PE_CT_P_PIN_E0_PERST0_B
H34	GND
H35	PE_PIN_P_E0_CK0_DAT_00_N
H36	PE_PIN_P_E0_CK0_DAT_00_P
H37	PE_PIN_P_E0_CK0_DAT_02_N
H38	PE_PIN_P_E0_CK0_DAT_02_P
H39	GND
H40	GND
H41	GND
H42	NA_A1_P_PIN_CK0_DAT_01_N
H43	NA_A0_P_PIN_CK0_DAT_14_P
H44	NA_A0_P_PIN_CK0_DAT_20_N
H45	NA_A0_P_PIN_CK0_DAT_12_P
H46	GND
H47	NA_A0_P_PIN_CK0_DAT_13_N
H48	NA_A0_P_PIN_CK0_CLK_P
J01	MM_M0_P_PIN_CKC_DAT_14_P
J02	GND

Position	Net Name
J03	MM_M0_P_PIN_CKC_DAT_08_N
J04	MM_M0_P_PIN_CKC_DAT_06_N
J05	MM_M0_P_PIN_CKC_DAT_05_P
J06	MM_M0_P_PIN_CKC_DAT_03_N
J07	GND
J08	TS_CT_P_PIN_PROBE1_P
J09	GND
J10	GND
J11	GND
J12	GND
J13	GND
J14	GND
J15	GND
J16	GND
J17	TS_CT_P_PIN_M0_PLL_ANATST
J18	TS_CT_P_PIN_M0_T_PLLHFC_MKERF_P
J19	GND
J20	PV_PIN_P_CT_M0_TERMREF_P
J21	PV_PIN_P_CT_M0_TERMREF_N
J22	GND
J23	GND
J24	GND
J25	TS_CT_P_PIN_M0_C_MKERF_N
J26	GND
J27	GND
J28	PV_CT_P_PIN_SPIVID0_CS
J29	GND
J30	PV_PIN_P_CT_SPIVID0_MISO
J31	GND
J32	PE_PIN_P_CT_E0_PRSNT1_B
J33	PE_PIN_P_CT_E0_PRSNT0_B
J34	PE_CT_P_PIN_E0_PERST1_B
J35	GND
J36	GND
J37	TS_CT_P_PIN_VIO_VSENSE
J38	GND
J39	GND
J40	GND

Position	Net Name
J41	NA_A1_P_PIN_CK0_DAT_03_N
J42	NA_A1_P_PIN_CK0_DAT_01_P
J43	NA_A1_P_PIN_CK0_DAT_00_N
J44	NA_A0_P_PIN_CK0_DAT_20_P
J45	GND
J46	NA_A0_P_PIN_CK0_DAT_17_N
J47	NA_A0_P_PIN_CK0_DAT_13_P
J48	NA_A0_P_PIN_CK0_DAT_15_N
K01	MM_M0_P_PIN_CKC_DAT_14_N
K02	MM_M0_P_PIN_CKC_DAT_15_P
K03	GND
K04	MM_M0_P_PIN_CKC_DAT_06_P
K05	MM_M0_P_PIN_CKC_DAT_04_N
K06	MM_M0_P_PIN_CKC_DAT_03_P
K07	MM_M0_P_PIN_CKC_DAT_01_N
K08	GND
K09	GND
K10	MM_CT_P_PIN_MB_NEST_REFCLK3_N
K11	GND
K12	MM_CT_P_PIN_MB_MEM_REFCLK3_N
K13	VIO_1P10
K14	GND
K15	VIO_1P10
K16	GND
K17	VIO_1P10
K18	GND
K19	VIO_1P10
K20	GND
K21	VIO_1P10
K22	GND
K23	VIO_1P10
K24	GND
K25	VIO_1P10
K26	GND
K27	VIO_1P10
K28	GND
K29	VIO_1P10



Position	Net Name
K30	GND
K31	VIO_1P10
K32	GND
K33	VIO_1P10
K34	GND
K35	VIO_1P10
K36	GND
K37	TS_CT_P_PIN_VIO_VPCI_GSENSE
K38	GND
K39	GND
K40	NA_A1_P_PIN_CK0_DAT_05_N
K41	NA_A1_P_PIN_CK0_DAT_03_P
K42	NA_A1_P_PIN_CK0_DAT_02_N
K43	NA_A1_P_PIN_CK0_DAT_00_P
K44	GND
K45	NA_A0_P_PIN_CK0_DAT_22_P
K46	NA_A0_P_PIN_CK0_DAT_17_P
K47	NA_A0_P_PIN_CK0_DAT_16_N
K48	NA_A0_P_PIN_CK0_DAT_15_P
L01	GND
L02	MM_M0_P_PIN_CKC_DAT_15_N
L03	MM_M0_P_PIN_CKC_DAT_16_P
L04	GND
L05	MM_M0_P_PIN_CKC_DAT_04_P
L06	MM_M0_P_PIN_CKC_DAT_02_N
L07	MM_M0_P_PIN_CKC_DAT_01_P
L08	GND
L09	MM_CT_P_PIN_MB_NEST_REFCLK2_P
L10	MM_CT_P_PIN_MB_NEST_REFCLK3_P
L11	MM_CT_P_PIN_MB_MEM_REFCLK2_P
L12	MM_CT_P_PIN_MB_MEM_REFCLK3_P
L13	GND
L14	VIO_1P10
L15	GND
L16	VIO_1P10
L17	GND

Position	Net Name
L18	VIO_1P10
L19	GND
L20	VIO_1P10
L21	GND
L22	VIO_1P10
L23	GND
L24	VIO_1P10
L25	GND
L26	VIO_1P10
L27	GND
L28	VIO_1P10
L29	GND
L30	VIO_1P10
L31	GND
L32	VIO_1P10
L33	GND
L34	VIO_1P10
L35	VPCI_1P20
L36	VIO_1P10
L37	TS_CT_P_PIN_VPCI0_VSENSE
L38	GND
L39	NA_A1_P_PIN_CK0_DAT_08_N
L40	NA_A1_P_PIN_CK0_DAT_05_P
L41	NA_A1_P_PIN_CK0_DAT_06_N
L42	NA_A1_P_PIN_CK0_DAT_02_P
L43	GND
L44	NA_A1_P_PIN_CK0_DAT_04_N
L45	NA_A0_P_PIN_CK0_DAT_22_N
L46	NA_A0_P_PIN_CK0_DAT_19_N
L47	NA_A0_P_PIN_CK0_DAT_16_P
L48	GND
M01	MM_M0_P_PIN_CKD_DAT_16_P
M02	GND
M03	MM_M0_P_PIN_CKC_DAT_16_N
M04	MM_M0_P_PIN_CKC_DAT_13_N
M05	GND
M06	MM_M0_P_PIN_CKC_DAT_02_P
M07	MM_M0_P_PIN_CKC_DAT_00_N

Position	Net Name
M08	GND
M09	MM_CT_P_PIN_MB_NEST_REFCLK2_N
M10	GND
M11	MM_CT_P_PIN_MB_MEM_REFCLK2_N
M12	GND
M13	VIO_1P10
M14	GND
M15	VDD_0P89
M16	GND
M17	VDD_0P89
M18	GND
M19	VDD_0P89
M20	TS_CT_P_PIN_VCSCORE0_VSENSE
M21	VDD_0P89
M22	GND
M23	VDD_0P89
M24	TS_CT_P_PIN_GDECO0_GSENSE
M25	VIO_1P10
M26	GND
M27	VDD_0P89
M28	GND
M29	VDD_0P89
M30	GND
M31	VDD_0P89
M32	GND
M33	VDD_0P89
M34	GND
M35	VIO_1P10
M36	VPCI_1P20
M37	PV_PIN_P_CT_E0_TERMREF_P
M38	GND
M39	NA_A1_P_PIN_CK0_DAT_08_P
M40	NA_A1_P_PIN_CK0_DAT_10_N
M41	NA_A1_P_PIN_CK0_DAT_06_P
M42	GND
M43	NA_A1_P_PIN_CK0_DAT_07_N



Position	Net Name
M44	NA_A1_P_PIN_CK0_DAT_04_P
M45	NA_A0_P_PIN_CK0_DAT_21_N
M46	NA_A0_P_PIN_CK0_DAT_19_P
M47	GND
M48	NA_A0_P_PIN_CK0_DAT_18_N
N01	MM_M0_P_PIN_CKD_DAT_16_N
N02	MM_M0_P_PIN_CKD_DAT_14_P
N03	GND
N04	MM_M0_P_PIN_CKC_DAT_13_P
N05	MM_M0_P_PIN_CKD_DAT_15_P
N06	GND
N07	MM_M0_P_PIN_CKC_DAT_00_P
N08	GND
N09	GND
N10	PV_CT_M_PIN_SEEPROM1_CLK
N11	GND
N12	GND
N13	GND
N14	VDD_0P89
N15	GND
N16	VDD_0P89
N17	GND
N18	TS_CT_P_PIN_DTS2_MONI
N19	VCS_0P97
N20	TS_CT_P_PIN_GDSCORE0_GSE_NSE
N21	GND
N22	VCS_0P97
N23	TS_CT_P_PIN_VDDECO0_VSENSE
N24	TS_CT_P_PIN_VCSECO0_VSENSE
N25	GND
N26	VDD_0P89
N27	VCS_0P97
N28	VDD_0P89
N29	GND
N30	VCS_0P97
N31	GND
N32	VDD_0P89

Position	Net Name
N33	GND
N34	VDD_0P89
N35	VPCI_1P20
N36	GND
N37	PV_PIN_P_CT_E0_TERMREF_N
N38	GND
N39	GND
N40	NA_A1_P_PIN_CK0_DAT_10_P
N41	GND
N42	NA_A1_P_PIN_CK0_DAT_09_N
N43	NA_A1_P_PIN_CK0_DAT_07_P
N44	NA_A1_P_PIN_CK0_DAT_11_N
N45	NA_A0_P_PIN_CK0_DAT_21_P
N46	GND
N47	NA_A2_P_PIN_CK0_DAT_03_N
N48	NA_A0_P_PIN_CK0_DAT_18_P
P01	MM_M0_P_PIN_CKD_DAT_10_P
P02	MM_M0_P_PIN_CKD_DAT_14_N
P03	MM_M0_P_PIN_CKD_DAT_13_P
P04	GND
P05	MM_M0_P_PIN_CKD_DAT_15_N
P06	MM_M0_P_PIN_CKD_DAT_06_N
P07	GND
P08	MM_M0_P_PIN_CKD_DAT_01_N
P09	GND
P10	PV_CT_M_PIN_SEEPROM1_DATA
P11	MM_PIN_P_CT_M0_FAULT_D_N
P12	TS_PIN_P_CT_EXT_TRIGGER_TCK
P13	VIO_1P10
P14	GND
P15	VDD_0P89
P16	GND
P17	VDD_0P89
P18	GND
P19	VDD_0P89
P20	GND
P21	VDD_0P89

Position	Net Name
P22	GND
P23	VDD_0P89
P24	VIO_1P10
P25	VDD_0P89
P26	GND
P27	VDD_0P89
P28	GND
P29	VDD_0P89
P30	GND
P31	VDD_0P89
P32	GND
P33	VDD_0P89
P34	GND
P35	VIO_1P10
P36	VPCI_1P20
P37	TS_CT_P_PIN_PE0_PLL_ANATST
P38	TS_CT_P_PIN_A_PLLHFC_MKERF_N
P39	GND
P40	GND
P41	NA_A1_P_PIN_CK0_DAT_12_N
P42	NA_A1_P_PIN_CK0_DAT_09_P
P43	NA_A1_P_PIN_CK0_CLK_N
P44	NA_A1_P_PIN_CK0_DAT_11_P
P45	GND
P46	NA_A2_P_PIN_CK0_DAT_02_N
P47	NA_A2_P_PIN_CK0_DAT_03_P
P48	NA_A2_P_PIN_CK0_DAT_05_N
R01	MM_M0_P_PIN_CKD_DAT_10_N
R02	MM_M0_P_PIN_CKD_DAT_12_P
R03	MM_M0_P_PIN_CKD_DAT_13_N
R04	MM_M0_P_PIN_CKD_DAT_11_P
R05	GND
R06	MM_M0_P_PIN_CKD_DAT_06_P
R07	MM_M0_P_PIN_CKD_DAT_03_N
R08	MM_M0_P_PIN_CKD_DAT_01_P
R09	MM_M0_P_PIN_CKD_DAT_00_N
R10	GND
R11	GND



Position	Net Name
R12	GND
R13	GND
R14	TS_CT_P_PIN_VDDCORE0_VSENSE
R15	GND
R16	VDD_0P89
R17	GND
R18	VDD_0P89
R19	VCS_0P97
R20	VDD_0P89
R21	GND
R22	VCS_0P97
R23	GND
R24	VDD_0P89
R25	GND
R26	VDD_0P89
R27	VCS_0P97
R28	VDD_0P89
R29	GND
R30	VCS_0P97
R31	GND
R32	VDD_0P89
R33	GND
R34	VDD_0P89
R35	VPCI_1P20
R36	GND
R37	GND
R38	TS_CT_P_PIN_A_PLLHFC_MKERF_P
R39	GND
R40	NA_A1_P_PIN_CK0_DAT_13_N
R41	NA_A1_P_PIN_CK0_DAT_12_P
R42	NA_A1_P_PIN_CK0_DAT_15_N
R43	NA_A1_P_PIN_CK0_CLK_P
R44	GND
R45	NA_A2_P_PIN_CK0_DAT_01_N
R46	NA_A2_P_PIN_CK0_DAT_02_P
R47	NA_A2_P_PIN_CK0_DAT_06_N
R48	NA_A2_P_PIN_CK0_DAT_05_P

Position	Net Name
T01	GND
T02	MM_M0_P_PIN_CKD_DAT_12_N
T03	MM_M0_P_PIN_CKD_DAT_09_P
T04	MM_M0_P_PIN_CKD_DAT_11_N
T05	MM_M0_P_PIN_CKD_DAT_08_P
T06	GND
T07	MM_M0_P_PIN_CKD_DAT_03_P
T08	MM_M0_P_PIN_CKD_DAT_02_N
T09	MM_M0_P_PIN_CKD_DAT_00_P
T10	GND
T11	PV_PIN_P_CT_OSC0_C1_REFCLK_P
T12	PV_PIN_P_CT_OSC0_C1_REFCLK_N
T13	VIO_1P10
T14	TS_CT_P_PIN_GDDCORE0_GSENSE
T15	VDD_0P89
T16	GND
T17	VDD_0P89
T18	GND
T19	VDD_0P89
T20	GND
T21	VDD_0P89
T22	GND
T23	VDD_0P89
T24	TS_CT_P_PIN_EX0_GSENSE
T25	VIO_1P10
T26	GND
T27	VDD_0P89
T28	GND
T29	VDD_0P89
T30	GND
T31	VDD_0P89
T32	GND
T33	VDD_0P89
T34	GND
T35	VIO_1P10
T36	VPCI_1P20
T37	TS_CT_P_PIN_A_PLL_ANATST

Position	Net Name
T38	GND
T39	NA_A1_P_PIN_CK0_DAT_14_N
T40	NA_A1_P_PIN_CK0_DAT_13_P
T41	NA_A1_P_PIN_CK0_DAT_18_N
T42	NA_A1_P_PIN_CK0_DAT_15_P
T43	GND
T44	NA_A2_P_PIN_CK0_DAT_00_N
T45	NA_A2_P_PIN_CK0_DAT_01_P
T46	NA_A2_P_PIN_CK0_DAT_04_N
T47	NA_A2_P_PIN_CK0_DAT_06_P
T48	GND
U01	MM_M0_P_PIN_CKD_DAT_07_N
U02	GND
U03	MM_M0_P_PIN_CKD_DAT_09_N
U04	MM_M0_P_PIN_CKD_CLK_N
U05	MM_M0_P_PIN_CKD_DAT_08_N
U06	MM_M0_P_PIN_CKD_DAT_05_N
U07	GND
U08	MM_M0_P_PIN_CKD_DAT_02_P
U09	GND
U10	GND
U11	GND
U12	GND
U13	GND
U14	VDD_0P89
U15	GND
U16	VDD_0P89
U17	GND
U18	VDD_0P89
U19	GND
U20	VDD_0P89
U21	GND
U22	VDD_0P89
U23	TS_CT_P_PIN_VCSEX0_VSENSE
U24	TS_CT_P_PIN_VDDEX0_VSENSE
U25	GND
U26	VDD_0P89
U27	GND



Position	Net Name
U28	VDD_0P89
U29	GND
U30	VDD_0P89
U31	GND
U32	VDD_0P89
U33	GND
U34	VDD_0P89
U35	GND
U36	VIO_1P10
U37	GND
U38	PV_PIN_P_CT_A_TERMREF_P
U39	NA_A1_P_PIN_CK0_DAT_14_P
U40	NA_A1_P_PIN_CK0_DAT_17_N
U41	NA_A1_P_PIN_CK0_DAT_18_P
U42	GND
U43	NA_A1_P_PIN_CK0_DAT_20_N
U44	NA_A2_P_PIN_CK0_DAT_00_P
U45	NA_A2_P_PIN_CK0_DAT_07_N
U46	NA_A2_P_PIN_CK0_DAT_04_P
U47	GND
U48	NA_A2_P_PIN_CK0_DAT_08_N
V01	MM_M0_P_PIN_CKD_DAT_07_P
V02	GND
V03	GND
V04	MM_M0_P_PIN_CKD_CLK_P
V05	GND
V06	MM_M0_P_PIN_CKD_DAT_05_P
V07	MM_M0_P_PIN_CKD_DAT_04_N
V08	GND
V09	MM_PIN_P_CT_M0_FAULT_C_N
V10	PV_PIN_P_CT_OSC0_TODREFCLK
V11	GND
V12	NC_VDD
V13	VIO_1P10
V14	GND
V15	VDD_0P89
V16	GND
V17	VDD_0P89

Position	Net Name
V18	GND
V19	VCS_0P97
V20	GND
V21	VDD_0P89
V22	VCS_0P97
V23	VDD_0P89
V24	VIO_1P10
V25	VDD_0P89
V26	GND
V27	VCS_0P97
V28	GND
V29	VDD_0P89
V30	VCS_0P97
V31	VDD_0P89
V32	GND
V33	VDD_0P89
V34	GND
V35	GND
V36	VIO_1P10
V37	PV_PIN_P_CT_SPIADC_MISO
V38	PV_PIN_P_CT_A_TERMREF_N
V39	NA_A1_P_PIN_CK0_DAT_16_N
V40	NA_A1_P_PIN_CK0_DAT_17_P
V41	GND
V42	NA_A1_P_PIN_CK0_DAT_22_N
V43	NA_A1_P_PIN_CK0_DAT_20_P
V44	NA_A2_P_PIN_CK0_DAT_09_N
V45	NA_A2_P_PIN_CK0_DAT_07_P
V46	GND
V47	NA_A2_P_PIN_CK0_DAT_10_N
V48	NA_A2_P_PIN_CK0_DAT_08_P
W01	GND
W02	GND
W03	GND
W04	GND
W05	GND
W06	GND
W07	MM_M0_P_PIN_CKD_DAT_04_P

Position	Net Name
W08	GND
W09	GND
W10	GND
W11	NC_VDD
W12	NC_VDD
W13	GND
W14	VDD_0P89
W15	GND
W16	VDD_0P89
W17	GND
W18	VDD_0P89
W19	GND
W20	VDD_0P89
W21	GND
W22	VDD_0P89
W23	GND
W24	VDD_0P89
W25	GND
W26	VDD_0P89
W27	GND
W28	VDD_0P89
W29	GND
W30	VDD_0P89
W31	GND
W32	VDD_0P89
W33	GND
W34	VDD_0P89
W35	VIO_1P10
W36	GND
W37	GND
W38	GND
W39	NA_A1_P_PIN_CK0_DAT_16_P
W40	GND
W41	NA_A1_P_PIN_CK0_DAT_19_N
W42	NA_A1_P_PIN_CK0_DAT_22_P
W43	NA_A2_P_PIN_CK0_DAT_13_N
W44	NA_A2_P_PIN_CK0_DAT_09_P
W45	GND



Position	Net Name
W46	NA_A2_P_PIN_CK0_DAT_11_N
W47	NA_A2_P_PIN_CK0_DAT_10_P
W48	NA_A2_P_PIN_CK0_CLK_N
Y01	NC_VDD
Y02	NC_VDD
Y03	NC_VDD
Y04	NC_VDD
Y05	NC_VDD
Y06	NC_VDD
Y07	GND
Y08	GND
Y09	NC_VDD
Y10	NC_VDD
Y11	NC_VDD
Y12	NC_VDD
Y13	VIO_1P10
Y14	GND
Y15	VDD_0P89
Y16	GND
Y17	VDD_0P89
Y18	GND
Y19	VCS_0P97
Y20	GND
Y21	VDD_0P89
Y22	VCS_0P97
Y23	VDD_0P89
Y24	GND
Y25	VIO_1P10
Y26	GND
Y27	VCS_0P97
Y28	GND
Y29	VDD_0P89
Y30	VCS_0P97
Y31	VDD_0P89
Y32	GND
Y33	VDD_0P89
Y34	GND
Y35	GND

Position	Net Name
Y36	VIO_1P10
Y37	PV_CT_P_PIN_SPIADC_MOSI
Y38	GND
Y39	GND
Y40	GND
Y41	NA_A1_P_PIN_CK0_DAT_19_P
Y42	NA_A1_P_PIN_CK0_DAT_21_N
Y43	NA_A2_P_PIN_CK0_DAT_13_P
Y44	GND
Y45	NA_A2_P_PIN_CK0_DAT_16_N
Y46	NA_A2_P_PIN_CK0_DAT_11_P
Y47	NA_A2_P_PIN_CK0_DAT_12_N
Y48	NA_A2_P_PIN_CK0_CLK_P
AA01	NC_VDD
AA02	NC_VDD
AA03	NC_VDD
AA04	NC_VDD
AA05	NC_VDD
AA06	NC_VDD
AA07	NC_VDD
AA08	NC_VDD
AA09	NC_VDD
AA10	NC_VDD
AA11	NC_VDD
AA12	NC_VDD
AA13	GND
AA14	VDD_0P89
AA15	GND
AA16	VDD_0P89
AA17	GND
AA18	VDD_0P89
AA19	GND
AA20	VDD_0P89
AA21	GND
AA22	VDD_0P89
AA23	GND
AA24	VDD_0P89
AA25	GND

Position	Net Name
AA26	VDD_0P89
AA27	GND
AA28	VDD_0P89
AA29	GND
AA30	VDD_0P89
AA31	GND
AA32	VDD_0P89
AA33	GND
AA34	VDD_0P89
AA35	VIO_1P10
AA36	GND
AA37	PV_CT_P_PIN_SPIADC_CS1
AA38	PV_CT_P_PIN_SPIADC_CS0
AA39	PV_CT_P_PIN_SPIADC_SCLK
AA40	GND
AA41	NA_A2_P_PIN_CK0_DAT_22_N
AA42	NA_A1_P_PIN_CK0_DAT_21_P
AA43	GND
AA44	NA_A2_P_PIN_CK0_DAT_18_N
AA45	NA_A2_P_PIN_CK0_DAT_16_P
AA46	NA_A2_P_PIN_CK0_DAT_15_N
AA47	NA_A2_P_PIN_CK0_DAT_12_P
AA48	GND
AB01	NC_VDD
AB02	NC_VDD
AB03	NC_VDD
AB04	NC_VDD
AB05	NC_VDD
AB06	NC_VDD
AB07	NC_VDD
AB08	NC_VDD
AB09	NC_VDD
AB10	NC_VDD
AB11	GND
AB12	GND
AB13	NC_VDD
AB14	GND
AB15	VDD_0P89



Position	Net Name	Position	Net Name	Position	Net Name
AB16	GND	AC06	NC_VDD	AC44	NA_A2_P_PIN_CK0_DAT_19_N
AB17	VDD_0P89	AC07	NC_VDD	AC45	NA_A2_P_PIN_CK0_DAT_17_P
AB18	GND	AC08	PV_MSOP_M_CT_VREF_N	AC46	GND
AB19	VCS_0P97	AC09	PV_MSOP_M_CT_VREF_P	AC47	GND
AB20	GND	AC10	GND	AC48	NA_A2_P_PIN_CK0_DAT_14_P
AB21	VDD_0P89	AC11	DVDD_1P50	AD01	NC_VDD
AB22	VCS_0P97	AC12	DVDD_1P50	AD02	NC_VDD
AB23	VDD_0P89	AC13	GND	AD03	NC_VDD
AB24	VIO_1P10	AC14	VDD_0P89	AD04	NC_VDD
AB25	TS_CT_P_PIN_PFAMX_VSENSE	AC15	GND	AD05	GND
AB26	GND	AC16	VDD_0P89	AD06	GND
AB27	VCS_0P97	AC17	GND	AD07	GND
AB28	GND	AC18	VDD_0P89	AD08	GND
AB29	VDD_0P89	AC19	GND	AD09	GND
AB30	VCS_0P97	AC20	VDD_0P89	AD10	GND
AB31	VDD_0P89	AC21	GND	AD11	AVDD_1P50
AB32	GND	AC22	VDD_0P89	AD12	AVDD_1P50
AB33	VDD_0P89	AC23	GND	AD13	VIO_1P10
AB34	GND	AC24	TS_CT_P_PIN_VCAL	AD14	VIO_1P10
AB35	GND	AC25	TS_CT_P_PIN_PFAMX_GSENSE	AD15	VDD_0P89
AB36	VIO_1P10	AC26	VDD_0P89	AD16	GND
AB37	GND	AC27	GND	AD17	VDD_0P89
AB38	GND	AC28	VDD_0P89	AD18	VIO_1P10
AB39	GND	AC29	GND	AD19	VDD_0P89
AB40	GND	AC30	VDD_0P89	AD20	GND
AB41	NA_A2_P_PIN_CK0_DAT_22_P	AC31	GND	AD21	VDD_0P89
AB42	GND	AC32	VDD_0P89	AD22	VIO_1P10
AB43	NA_A2_P_PIN_CK0_DAT_20_N	AC33	GND	AD23	VDD_0P89
AB44	NA_A2_P_PIN_CK0_DAT_18_P	AC34	VDD_0P89	AD24	GND
AB45	NA_A2_P_PIN_CK0_DAT_17_N	AC35	VIO_1P10	AD25	VIO_1P10
AB46	NA_A2_P_PIN_CK0_DAT_15_P	AC36	GND	AD26	GND
AB47	GND	AC37	PE_CT_P_PIN_E0_SLOT_CLK0_N	AD27	VDD_0P89
AB48	NA_A2_P_PIN_CK0_DAT_14_N	AC38	GND	AD28	GND
AC01	NC_VDD	AC39	GND	AD29	VIO_1P10
AC02	NC_VDD	AC40	GND	AD30	GND
AC03	NC_VDD	AC41	GND	AD31	VDD_0P89
AC04	NC_VDD	AC42	NA_A2_P_PIN_CK0_DAT_21_N	AD32	GND
AC05	NC_VDD	AC43	NA_A2_P_PIN_CK0_DAT_20_P	AD33	VIO_1P10



Position	Net Name
AD34	GND
AD35	GND
AD36	VIO_1P10
AD37	PE_CT_P_PIN_E0_SLOT_CLK0_P
AD38	GND
AD39	PV_PIN_P_CT_OSC0_E_REFCLK_N
AD40	PV_PIN_P_CT_OSC0_E_REFCLK_P
AD41	GND
AD42	NA_A2_P_PIN_CK0_DAT_21_P
AD43	GND
AD44	NA_A2_P_PIN_CK0_DAT_19_P
AD45	GND
AD46	GND
AD47	GND
AD48	GND
AE01	GND
AE02	GND
AE03	GND
AE04	GND
AE05	NC_VDD
AE06	NC_VDD
AE07	NC_VDD
AE08	NC_VDD
AE09	NC_VDD
AE10	GND
AE11	GND
AE12	GND
AE13	GND
AE14	VDD_0P89
AE15	GND
AE16	VIO_1P10
AE17	GND
AE18	VDD_0P89
AE19	GND
AE20	VIO_1P10
AE21	GND
AE22	VDD_SENSE_P

Position	Net Name
AE23	VDD_SENSE_N
AE24	VIO_1P10
AE25	GND
AE26	VDD_0P89
AE27	VIO_1P10
AE28	VDD_0P89
AE29	GND
AE30	VDD_0P89
AE31	VIO_1P10
AE32	VDD_0P89
AE33	GND
AE34	VDD_0P89
AE35	VIO_1P10
AE36	GND
AE37	GND
AE38	GND
AE39	GND
AE40	GND
AE41	GND
AE42	GND
AE43	GND
AE44	GND
AE45	GND
AE46	GND
AE47	NA_PIN_P_A0_CK0_DAT_06_N
AE48	GND
AF01	NC_VDD
AF02	NC_VDD
AF03	NC_VDD
AF04	NC_VDD
AF05	NC_VDD
AF06	NC_VDD
AF07	NC_VDD
AF08	NC_VDD
AF09	NC_VDD
AF10	NC_VDD
AF11	NC_VDD
AF12	NC_VDD

Position	Net Name
AF13	NC_VDD
AF14	GND
AF15	VDD_0P89
AF16	GND
AF17	VDD_0P89
AF18	GND
AF19	VDD_0P89
AF20	GND
AF21	VDD_0P89
AF22	GND
AF23	VDD_0P89
AF24	GND
AF25	VDD_0P89
AF26	GND
AF27	VDD_0P89
AF28	GND
AF29	VDD_0P89
AF30	GND
AF31	VDD_0P89
AF32	GND
AF33	VDD_0P89
AF34	GND
AF35	GND
AF36	VIO_1P10
AF37	GND
AF38	PE_CT_P_PIN_E1_SLOT_CLK0_N
AF39	GND
AF40	NA_PIN_P_A1_CK0_DAT_00_N
AF41	GND
AF42	GND
AF43	NA_PIN_P_A0_CK0_DAT_01_P
AF44	GND
AF45	NA_PIN_P_A0_CK0_DAT_04_N
AF46	GND
AF47	NA_PIN_P_A0_CK0_DAT_06_P
AF48	NA_PIN_P_A0_CK0_DAT_10_N
AG01	NC_VDD
AG02	NC_VDD



Position	Net Name	Position	Net Name	Position	Net Name
AG03	NC_VDD	AG41	NA_PIN_P_A1_CK0_DAT_01_N	AH31	VDD_0P89
AG04	NC_VDD	AG42	GND	AH32	GND
AG05	NC_VDD	AG43	NA_PIN_P_A0_CK0_DAT_01_N	AH33	VDD_0P89
AG06	NC_VDD	AG44	NA_PIN_P_A0_CK0_DAT_03_N	AH34	GND
AG07	NC_VDD	AG45	NA_PIN_P_A0_CK0_DAT_04_P	AH35	GND
AG08	NC_VDD	AG46	NA_PIN_P_A0_CK0_DAT_07_N	AH36	VIO_1P10
AG09	NC_VDD	AG47	GND	AH37	PE_CT_P_PIN_E1_SLOT_CLK1_P
AG10	NC_VDD	AG48	NA_PIN_P_A0_CK0_DAT_10_P	AH38	GND
AG11	NC_VDD	AH01	NC_VDD	AH39	GND
AG12	NC_VDD	AH02	NC_VDD	AH40	NA_PIN_P_A1_CK0_DAT_02_N
AG13	GND	AH03	NC_VDD	AH41	NA_PIN_P_A1_CK0_DAT_01_P
AG14	VDD_0P89	AH04	NC_VDD	AH42	GND
AG15	GND	AH05	NC_VDD	AH43	GND
AG16	VDD_0P89	AH06	NC_VDD	AH44	NA_PIN_P_A0_CK0_DAT_03_P
AG17	GND	AH07	NC_VDD	AH45	NA_PIN_P_A0_CK0_DAT_05_N
AG18	VDD_0P89	AH08	NC_VDD	AH46	NA_PIN_P_A0_CK0_DAT_07_P
AG19	VCS_0P97	AH09	NC_VDD	AH47	NA_PIN_P_A0_CK0_DAT_09_N
AG20	VDD_0P89	AH10	NC_VDD	AH48	GND
AG21	GND	AH11	NC_VDD	AJ01	NC_VDD
AG22	VCS_SENSE_P	AH12	NC_VDD	AJ02	NC_VDD
AG23	VCS_SENSE_N	AH13	VIO_1P10	AJ03	NC_VDD
AG24	VDD_0P89	AH14	GND	AJ04	NC_VDD
AG25	VIO_1P10	AH15	VDD_0P89	AJ05	NC_VDD
AG26	VDD_0P89	AH16	GND	AJ06	NC_VDD
AG27	VCS_0P97	AH17	VDD_0P89	AJ07	GND
AG28	VDD_0P89	AH18	GND	AJ08	VSB_3P30
AG29	GND	AH19	VDD_0P89	AJ09	VSB_3P30
AG30	VCS_0P97	AH20	GND	AJ10	GND
AG31	GND	AH21	VDD_0P89	AJ11	GND
AG32	VDD_0P89	AH22	GND	AJ12	GND
AG33	GND	AH23	VDD_0P89	AJ13	GND
AG34	VDD_0P89	AH24	GND	AJ14	VDD_0P89
AG35	VIO_1P10	AH25	VDD_0P89	AJ15	GND
AG36	GND	AH26	GND	AJ16	VDD_0P89
AG37	PE_CT_P_PIN_E1_SLOT_CLK1_N	AH27	VDD_0P89	AJ17	GND
AG38	PE_CT_P_PIN_E1_SLOT_CLK0_P	AH28	GND	AJ18	VDD_0P89
AG39	GND	AH29	VDD_0P89	AJ19	VCS_0P97
AG40	NA_PIN_P_A1_CK0_DAT_00_P	AH30	GND	AJ20	VDD_0P89



Position	Net Name
AJ21	GND
AJ22	VCS_0P97
AJ23	GND
AJ24	VIO_1P10
AJ25	GND
AJ26	VDD_0P89
AJ27	VCS_0P97
AJ28	VDD_0P89
AJ29	GND
AJ30	VCS_0P97
AJ31	GND
AJ32	VDD_0P89
AJ33	GND
AJ34	VDD_0P89
AJ35	VIO_1P10
AJ36	GND
AJ37	GND
AJ38	TS_CT_P_PIN_A1_MKERF_N
AJ39	GND
AJ40	NA_PIN_P_A1_CK0_DAT_02_P
AJ41	NA_PIN_P_A1_CK0_DAT_03_N
AJ42	GND
AJ43	NA_PIN_P_A0_CK0_DAT_00_P
AJ44	GND
AJ45	NA_PIN_P_A0_CK0_DAT_05_P
AJ46	NA_PIN_P_A0_CK0_CLK_N
AJ47	NA_PIN_P_A0_CK0_DAT_09_P
AJ48	NA_PIN_P_A0_CK0_DAT_11_N
AK01	GND
AK02	GND
AK03	GND
AK04	GND
AK05	GND
AK06	GND
AK07	MM_M1_P_PIN_CKD_DAT_04_P
AK08	GND
AK09	TS_CT_P_PIN_PXFM_PLL_HFC_N

Position	Net Name
AK10	TS_CT_P_PIN_PXFM_PLL_HFC_P
AK11	GND
AK12	PV_CT_P_PIN_PSI_CLK_P
AK13	VIO_1P10
AK14	GND
AK15	VDD_0P89
AK16	GND
AK17	VDD_0P89
AK18	GND
AK19	VDD_0P89
AK20	GND
AK21	VDD_0P89
AK22	GND
AK23	VDD_0P89
AK24	GND
AK25	VDD_0P89
AK26	GND
AK27	VDD_0P89
AK28	GND
AK29	VDD_0P89
AK30	GND
AK31	VDD_0P89
AK32	GND
AK33	VDD_0P89
AK34	GND
AK35	GND
AK36	VIO_1P10
AK37	GND
AK38	TS_CT_P_PIN_A1_MKERF_P
AK39	NA_PIN_P_A1_CK0_DAT_04_N
AK40	GND
AK41	NA_PIN_P_A1_CK0_DAT_03_P
AK42	GND
AK43	NA_PIN_P_A0_CK0_DAT_00_N
AK44	NA_PIN_P_A0_CK0_DAT_08_N
AK45	GND
AK46	NA_PIN_P_A0_CK0_CLK_P
AK47	NA_PIN_P_A0_CK0_DAT_12_N

Position	Net Name
AK48	NA_PIN_P_A0_CK0_DAT_11_P
AL01	MM_M1_P_PIN_CKD_DAT_07_P
AL02	GND
AL03	GND
AL04	MM_M1_P_PIN_CKD_CLK_P
AL05	GND
AL06	MM_M1_P_PIN_CKD_DAT_05_P
AL07	MM_M1_P_PIN_CKD_DAT_04_N
AL08	GND
AL09	MM_PIN_P_CT_M1_FAULT_C_N
AL10	GND
AL11	PV_CT_P_PIN_PSI_DATA
AL12	PV_CT_P_PIN_PSI_CLK_N
AL13	GND
AL14	VDD_0P89
AL15	GND
AL16	VDD_0P89
AL17	TS_CT_P_PIN_TDIODE_C5
AL18	TS_CT_P_PIN_TDIODE_A5
AL19	VCS_0P97
AL20	VDD_0P89
AL21	GND
AL22	VCS_0P97
AL23	GND
AL24	VDD_0P89
AL25	VIO_1P10
AL26	VDD_0P89
AL27	VCS_0P97
AL28	VDD_0P89
AL29	GND
AL30	VCS_0P97
AL31	TS_CT_P_PIN_TDIODE_A13
AL32	TS_CT_P_PIN_TDIODE_C13
AL33	GND
AL34	VDD_0P89
AL35	VIO_1P10
AL36	GND
AL37	PV_CT_B_PIN_PCI_I2C_SDA_B



Position	Net Name	Position	Net Name	Position	Net Name
AL38	GND	AM28	GND	AN18	VDD_0P89
AL39	NA_PIN_P_A1_CK0_DAT_04_P	AM29	VDD_0P89	AN19	GND
AL40	NA_PIN_P_A1_CK0_DAT_05_N	AM30	GND	AN20	VDD_0P89
AL41	GND	AM31	VDD_0P89	AN21	GND
AL42	GND	AM32	GND	AN22	VDD_0P89
AL43	NA_PIN_P_A0_CK0_DAT_02_P	AM33	VDD_0P89	AN23	GND
AL44	NA_PIN_P_A0_CK0_DAT_08_P	AM34	GND	AN24	VIO_1P10
AL45	NA_PIN_P_A0_CK0_DAT_13_N	AM35	GND	AN25	TS_CT_P_PIN_AMX1_VSENSE
AL46	GND	AM36	VIO_1P10	AN26	VDD_0P89
AL47	NA_PIN_P_A0_CK0_DAT_12_P	AM37	PV_CT_B_PIN_PCI_I2C_SCL_B	AN27	GND
AL48	NA_PIN_P_A0_CK0_DAT_14_N	AM38	GND	AN28	VDD_0P89
AM01	MM_M1_P_PIN_CKD_DAT_07_N	AM39	NA_PIN_P_A1_CK0_DAT_06_N	AN29	GND
AM02	GND	AM40	NA_PIN_P_A1_CK0_DAT_05_P	AN30	VDD_0P89
AM03	MM_M1_P_PIN_CKD_DAT_09_N	AM41	NA_PIN_P_A1_CK0_DAT_07_N	AN31	GND
AM04	MM_M1_P_PIN_CKD_CLK_N	AM42	GND	AN32	VDD_0P89
AM05	MM_M1_P_PIN_CKD_DAT_08_N	AM43	NA_PIN_P_A0_CK0_DAT_02_N	AN33	GND
AM06	MM_M1_P_PIN_CKD_DAT_05_N	AM44	NA_PIN_P_A0_CK0_DAT_15_N	AN34	VDD_0P89
AM07	GND	AM45	NA_PIN_P_A0_CK0_DAT_13_P	AN35	VIO_1P10
AM08	MM_M1_P_PIN_CKD_DAT_02_P	AM46	NA_PIN_P_A0_CK0_DAT_18_N	AN36	VPCI_1P20
AM09	GND	AM47	GND	AN37	GND
AM10	MM_PIN_P_CT_M1_FAULT_D_N	AM48	NA_PIN_P_A0_CK0_DAT_14_P	AN38	GND
AM11	GND	AN01	GND	AN39	NA_PIN_P_A1_CK0_DAT_06_P
AM12	GND	AN02	MM_M1_P_PIN_CKD_DAT_12_N	AN40	NA_PIN_P_A1_CK0_DAT_08_N
AM13	VIO_1P10	AN03	MM_M1_P_PIN_CKD_DAT_09_P	AN41	NA_PIN_P_A1_CK0_DAT_07_P
AM14	GND	AN04	MM_M1_P_PIN_CKD_DAT_11_N	AN42	NA_PIN_P_A1_CK0_DAT_09_N
AM15	VDD_0P89	AN05	MM_M1_P_PIN_CKD_DAT_08_P	AN43	GND
AM16	GND	AN06	GND	AN44	NA_PIN_P_A0_CK0_DAT_15_P
AM17	VDD_0P89	AN07	MM_M1_P_PIN_CKD_DAT_03_P	AN45	NA_PIN_P_A0_CK0_DAT_22_N
AM18	GND	AN08	MM_M1_P_PIN_CKD_DAT_02_N	AN46	NA_PIN_P_A0_CK0_DAT_18_P
AM19	VDD_0P89	AN09	MM_M1_P_PIN_CKD_DAT_00_P	AN47	NA_PIN_P_A0_CK0_DAT_16_N
AM20	GND	AN10	GND	AN48	GND
AM21	VDD_0P89	AN11	PV_PIN_P_CT_PSI_DATA	AP01	MM_M1_P_PIN_CKD_DAT_10_N
AM22	GND	AN12	PV_PIN_P_CT_PSI_CLK_N	AP02	MM_M1_P_PIN_CKD_DAT_12_P
AM23	VDD_0P89	AN13	GND	AP03	MM_M1_P_PIN_CKD_DAT_13_N
AM24	GND	AN14	VDD_0P89	AP04	MM_M1_P_PIN_CKD_DAT_11_P
AM25	TS_CT_P_PIN_AMX1_GSENSE	AN15	GND	AP05	GND
AM26	GND	AN16	VDD_0P89	AP06	MM_M1_P_PIN_CKD_DAT_06_P
AM27	VDD_0P89	AN17	GND	AP07	MM_M1_P_PIN_CKD_DAT_03_N



Position	Net Name
AP08	MM_M1_P_PIN_CKD_DAT_01_P
AP09	MM_M1_P_PIN_CKD_DAT_00_N
AP10	TS_CT_P_PIN_PXFM_PLL_ANATST
AP11	GND
AP12	PV_PIN_P_CT_PSI_CLK_P
AP13	VIO_1P10
AP14	GND
AP15	VDD_0P89
AP16	GND
AP17	VDD_0P89
AP18	GND
AP19	VCS_0P97
AP20	GND
AP21	VDD_0P89
AP22	VCS_0P97
AP23	VDD_0P89
AP24	GND
AP25	TS_PIN_P_CT_EFUSE_FSOURCE
AP26	GND
AP27	VCS_0P97
AP28	GND
AP29	VDD_0P89
AP30	VCS_0P97
AP31	VDD_0P89
AP32	GND
AP33	VDD_0P89
AP34	GND
AP35	VPCI_1P20
AP36	GND
AP37	GND
AP38	GND
AP39	GND
AP40	NA_PIN_P_A1_CK0_DAT_08_P
AP41	NA_PIN_P_A1_CK0_DAT_10_N
AP42	NA_PIN_P_A1_CK0_DAT_09_P
AP43	NA_PIN_P_A1_CK0_DAT_11_N
AP44	GND

Position	Net Name
AP45	NA_PIN_P_A0_CK0_DAT_22_P
AP46	NA_PIN_P_A0_CK0_DAT_20_N
AP47	NA_PIN_P_A0_CK0_DAT_16_P
AP48	NA_PIN_P_A0_CK0_DAT_17_N
AR01	MM_M1_P_PIN_CKD_DAT_10_P
AR02	MM_M1_P_PIN_CKD_DAT_14_N
AR03	MM_M1_P_PIN_CKD_DAT_13_P
AR04	GND
AR05	MM_M1_P_PIN_CKD_DAT_15_N
AR06	MM_M1_P_PIN_CKD_DAT_06_N
AR07	GND
AR08	MM_M1_P_PIN_CKD_DAT_01_N
AR09	GND
AR10	PV_PIN_P_CT_TPM_INTERRUPT
AR11	TS_PIN_P_CT_TST_FORCE_PWR_ON
AR12	GND
AR13	GND
AR14	VDD_0P89
AR15	GND
AR16	VDD_0P89
AR17	GND
AR18	VDD_0P89
AR19	GND
AR20	VDD_0P89
AR21	GND
AR22	VDD_0P89
AR23	GND
AR24	VDD_0P89
AR25	VIO_1P10
AR26	VDD_0P89
AR27	GND
AR28	VDD_0P89
AR29	GND
AR30	VDD_0P89
AR31	GND
AR32	VDD_0P89
AR33	GND
AR34	VDD_0P89

Position	Net Name
AR35	VIO_1P10
AR36	VPCI_1P20
AR37	TS_CT_P_PIN_PE1_PLL_ANATST
AR38	PV_PIN_P_CT_E1_TERMREF_N
AR39	NA_PIN_P_A2_CK0_DAT_00_N
AR40	GND
AR41	NA_PIN_P_A1_CK0_DAT_10_P
AR42	NA_PIN_P_A1_CK0_CLK_N
AR43	NA_PIN_P_A1_CK0_DAT_11_P
AR44	NA_PIN_P_A1_CK0_DAT_13_N
AR45	GND
AR46	NA_PIN_P_A0_CK0_DAT_20_P
AR47	NA_PIN_P_A0_CK0_DAT_19_N
AR48	NA_PIN_P_A0_CK0_DAT_17_P
AT01	MM_M1_P_PIN_CKD_DAT_16_N
AT02	MM_M1_P_PIN_CKD_DAT_14_P
AT03	GND
AT04	MM_M1_P_PIN_CKC_DAT_13_P
AT05	MM_M1_P_PIN_CKD_DAT_15_P
AT06	GND
AT07	MM_M1_P_PIN_CKC_DAT_00_P
AT08	GND
AT09	GND
AT10	PV_CT_P_PIN_TPM_RESET
AT11	GND
AT12	MM_CT_P_PIN_MB_MEM_REFCLK7_P
AT13	VIO_1P10
AT14	GND
AT15	VDD_0P89
AT16	GND
AT17	VDD_0P89
AT18	GND
AT19	VCS_0P97
AT20	GND
AT21	VDD_0P89
AT22	VCS_0P97
AT23	VDD_0P89
AT24	GND



Position	Net Name
AT25	VDD_0P89
AT26	GND
AT27	VCS_0P97
AT28	GND
AT29	VDD_0P89
AT30	VCS_0P97
AT31	VDD_0P89
AT32	GND
AT33	VDD_0P89
AT34	GND
AT35	VPCI_1P20
AT36	GND
AT37	GND
AT38	PV_PIN_P_CT_E1_TERMREF_P
AT39	NA_PIN_P_A2_CK0_DAT_00_P
AT40	NA_PIN_P_A2_CK0_DAT_02_N
AT41	GND
AT42	NA_PIN_P_A1_CK0_CLK_P
AT43	NA_PIN_P_A1_CK0_DAT_12_N
AT44	NA_PIN_P_A1_CK0_DAT_13_P
AT45	NA_PIN_P_A1_CK0_DAT_15_N
AT46	GND
AT47	NA_PIN_P_A0_CK0_DAT_19_P
AT48	NA_PIN_P_A0_CK0_DAT_21_N
AU01	MM_M1_P_PIN_CKD_DAT_16_P
AU02	GND
AU03	MM_M1_P_PIN_CKC_DAT_16_N
AU04	MM_M1_P_PIN_CKC_DAT_13_N
AU05	GND
AU06	MM_M1_P_PIN_CKC_DAT_02_P
AU07	MM_M1_P_PIN_CKC_DAT_00_N
AU08	GND
AU09	MM_CT_P_PIN_MB_NEST_REFCLK6_P
AU10	GND
AU11	MM_CT_P_PIN_MB_MEM_REFCLK6_N
AU12	MM_CT_P_PIN_MB_MEM_REFCLK7_N
AU13	GND

Position	Net Name
AU14	VDD_0P89
AU15	GND
AU16	VDD_0P89
AU17	GND
AU18	VDD_0P89
AU19	GND
AU20	VDD_0P89
AU21	GND
AU22	VDD_0P89
AU23	GND
AU24	VIO_1P10
AU25	GND
AU26	VDD_0P89
AU27	GND
AU28	VDD_0P89
AU29	GND
AU30	VDD_0P89
AU31	GND
AU32	VDD_0P89
AU33	GND
AU34	VDD_0P89
AU35	VIO_1P10
AU36	VPCI_1P20
AU37	PE_CT_P_PIN_E1_PERST1_B
AU38	GND
AU39	NA_PIN_P_A2_CK0_DAT_01_N
AU40	NA_PIN_P_A2_CK0_DAT_02_P
AU41	NA_PIN_P_A2_CK0_DAT_04_N
AU42	GND
AU43	NA_PIN_P_A1_CK0_DAT_12_P
AU44	NA_PIN_P_A1_CK0_DAT_14_N
AU45	NA_PIN_P_A1_CK0_DAT_15_P
AU46	NA_PIN_P_A1_CK0_DAT_17_N
AU47	GND
AU48	NA_PIN_P_A0_CK0_DAT_21_P
AV01	GND
AV02	MM_M1_P_PIN_CKC_DAT_15_N
AV03	MM_M1_P_PIN_CKC_DAT_16_P

Position	Net Name
AV04	GND
AV05	MM_M1_P_PIN_CKC_DAT_04_P
AV06	MM_M1_P_PIN_CKC_DAT_02_N
AV07	MM_M1_P_PIN_CKC_DAT_01_P
AV08	GND
AV09	MM_CT_P_PIN_MB_NEST_REFCLK6_N
AV10	MM_CT_P_PIN_MB_NEST_REFCLK7_P
AV11	MM_CT_P_PIN_MB_MEM_REFCLK6_P
AV12	GND
AV13	VIO_1P10
AV14	GND
AV15	VIO_1P10
AV16	GND
AV17	VIO_1P10
AV18	GND
AV19	VIO_1P10
AV20	GND
AV21	VIO_1P10
AV22	GND
AV23	VIO_1P10
AV24	GND
AV25	VIO_1P10
AV26	GND
AV27	VIO_1P10
AV28	GND
AV29	VIO_1P10
AV30	GND
AV31	VSB_1P20
AV32	GND
AV33	VSB_1P20
AV34	GND
AV35	VPCI_1P20
AV36	GND
AV37	PE_CT_P_PIN_E1_PERST0_B
AV38	GND
AV39	NA_PIN_P_A2_CK0_DAT_01_P
AV40	NA_PIN_P_A2_CK0_DAT_03_N



Position	Net Name
AV41	NA_PIN_P_A2_CK0_DAT_04_P
AV42	NA_PIN_P_A2_CK0_DAT_06_N
AV43	GND
AV44	NA_PIN_P_A1_CK0_DAT_14_P
AV45	NA_PIN_P_A1_CK0_DAT_16_N
AV46	NA_PIN_P_A1_CK0_DAT_17_P
AV47	NA_PIN_P_A1_CK0_DAT_19_N
AV48	GND
AW01	MM_M1_P_PIN_CKC_DAT_14_N
AW02	MM_M1_P_PIN_CKC_DAT_15_P
AW03	GND
AW04	MM_M1_P_PIN_CKC_DAT_06_P
AW05	MM_M1_P_PIN_CKC_DAT_04_N
AW06	MM_M1_P_PIN_CKC_DAT_03_P
AW07	MM_M1_P_PIN_CKC_DAT_01_N
AW08	GND
AW09	GND
AW10	MM_CT_P_PIN_MB_NEST_REFCLK7_N
AW11	GND
AW12	SH_PIN_P_M1_CKB_DAT_03_P
AW13	GND
AW14	VIO_1P10
AW15	GND
AW16	VIO_1P10
AW17	GND
AW18	VIO_1P10
AW19	GND
AW20	VIO_1P10
AW21	GND
AW22	VIO_1P10
AW23	GND
AW24	VIO_1P10
AW25	GND
AW26	PV_PIN_P_CT_VIO_PGOOD
AW27	GND
AW28	VIO_1P10
AW29	GND
AW30	VIO_1P10

Position	Net Name
AW31	PV_CT_B_PIN_LPC_DATA_03
AW32	PV_CT_B_PIN_LPC_DATA_01
AW33	PV_CT_P_PIN_LPC_FRAME_B
AW34	PV_PIN_P_CT_LPC_RESET_B
AW35	VIO_1P10
AW36	PV_PIN_P_CT_LPC_CLK
AW37	GND
AW38	SH_CT_P_PIN_MB_FSI1_CLK
AW39	GND
AW40	NA_PIN_P_A2_CK0_DAT_03_P
AW41	NA_PIN_P_A2_CK0_DAT_05_N
AW42	NA_PIN_P_A2_CK0_DAT_06_P
AW43	NA_PIN_P_A2_CK0_DAT_08_N
AW44	GND
AW45	NA_PIN_P_A1_CK0_DAT_16_P
AW46	NA_PIN_P_A1_CK0_DAT_18_N
AW47	NA_PIN_P_A1_CK0_DAT_19_P
AW48	NA_PIN_P_A1_CK0_DAT_21_N
AY01	MM_M1_P_PIN_CKC_DAT_14_P
AY02	GND
AY03	MM_M1_P_PIN_CKC_DAT_08_N
AY04	MM_M1_P_PIN_CKC_DAT_06_N
AY05	MM_M1_P_PIN_CKC_DAT_05_P
AY06	MM_M1_P_PIN_CKC_DAT_03_N
AY07	GND
AY08	PV_CT_M_PIN_SEEPROM0_CLK
AY09	SH_PIN_P_M1_CKB_DAT_12_P
AY10	GND
AY11	GND
AY12	SH_PIN_P_M1_CKB_DAT_14_P
AY13	SH_PIN_P_M1_CKB_DAT_10_P
AY14	GND
AY15	SH_PIN_P_M1_CKB_DAT_01_P
AY16	TS_CT_P_PIN_PROBE2
AY17	TS_CT_P_PIN_PROBE4
AY18	TS_CT_P_PIN_M1_PLL_ANATST
AY19	GND
AY20	TS_CT_P_PIN_PROBE3

Position	Net Name
AY21	PV_CT_P_PIN_SPARE0
AY22	GND
AY23	MM_CT_P_PIN_MB_FSI3_CLK
AY24	MM_CT_B_PIN_MB_FSI3_DATA
AY25	GND
AY26	PV_CT_B_PIN_LP_I2C_SCL_B
AY27	PV_CT_B_PIN_LP_I2C_SDA_B
AY28	GND
AY29	TS_CT_P_PIN_PROBE0_P
AY30	TS_CT_P_PIN_PROBE0_N
AY31	GND
AY32	PV_CT_B_PIN_LPC_DATA_02
AY33	PV_CT_B_PIN_LPC_DATA_00
AY34	GND
AY35	PE_PIN_P_CT_E1_PRSNT0_B
AY36	GND
AY37	GND
AY38	GND
AY39	SH_CT_B_PIN_MB_FSI1_DATA
AY40	GND
AY41	NA_PIN_P_A2_CK0_DAT_05_P
AY42	NA_PIN_P_A2_CK0_DAT_07_N
AY43	NA_PIN_P_A2_CK0_DAT_08_P
AY44	NA_PIN_P_A2_CK0_DAT_10_N
AY45	GND
AY46	NA_PIN_P_A1_CK0_DAT_18_P
AY47	NA_PIN_P_A1_CK0_DAT_20_N
AY48	NA_PIN_P_A1_CK0_DAT_21_P
BA01	GND
BA02	MM_M1_P_PIN_CKC_DAT_12_N
BA03	MM_M1_P_PIN_CKC_DAT_08_P
BA04	MM_M1_P_PIN_CKC_DAT_07_P
BA05	MM_M1_P_PIN_CKC_DAT_05_N
BA06	GND
BA07	SH_PIN_P_M1_CKB_DAT_15_P
BA08	PV_CT_M_PIN_SEEPROM0_DATA
BA09	GND
BA10	MM_PIN_P_M1_CKD_DAT_00_P



Position	Net Name	Position	Net Name	Position	Net Name
BA11	MM_PIN_P_M1_CKD_DAT_00_N	BA48	NA_PIN_P_A1_CK0_DAT_22_N	BB38	PE_PIN_P_E1_CK0_DAT_04_N
BA12	GND	BB01	MM_M1_P_PIN_CKC_DAT_11_N	BB39	PE_PIN_P_E1_CK0_DAT_04_P
BA13	GND	BB02	MM_M1_P_PIN_CKC_DAT_12_P	BB40	GND
BA14	TS_CT_P_PIN_M1_T_PLLHFC_MKERF_P	BB03	MM_M1_P_PIN_CKC_CLK_P	BB41	SH_CT_B_PIN_MB_FSI0_DATA
BA15	TS_CT_P_PIN_M1_T_PLLHFC_MKERF_N	BB04	MM_M1_P_PIN_CKC_DAT_07_N	BB42	GND
BA16	GND	BB05	GND	BB43	NA_PIN_P_A2_CK0_DAT_09_P
BA17	PV_PIN_P_CT_M1_TERMREF_P	BB06	SH_PIN_P_M1_CKB_DAT_06_P	BB44	NA_PIN_P_A2_CK0_CLK_N
BA18	PV_PIN_P_CT_M1_TERMREF_N	BB07	SH_PIN_P_M1_CKB_DAT_13_P	BB45	NA_PIN_P_A2_CK0_DAT_11_P
BA19	GND	BB08	GND	BB46	NA_PIN_P_A2_CK0_DAT_12_N
BA20	GND	BB09	MM_PIN_P_M1_CKD_DAT_01_N	BB47	GND
BA21	MM_CT_B_PIN_MB_FSI7_DATA	BB10	MM_PIN_P_M1_CKD_DAT_01_P	BB48	NA_PIN_P_A1_CK0_DAT_22_P
BA22	MM_CT_P_PIN_MB_FSI7_CLK	BB11	MM_PIN_P_M1_CKD_DAT_02_P	BC01	MM_M1_P_PIN_CKC_DAT_11_P
BA23	GND	BB12	MM_PIN_P_M1_CKD_DAT_02_N	BC02	MM_M1_P_PIN_CKC_DAT_10_N
BA24	MM_CT_B_PIN_MB_FSI2_DATA	BB13	GND	BC03	MM_M1_P_PIN_CKC_CLK_N
BA25	MM_CT_P_PIN_MB_FSI2_CLK	BB14	GND	BC04	GND
BA26	GND	BB15	GND	BC05	SH_PIN_P_M1_CKB_DAT_18_P
BA27	PV_PIN_B_CT_I2CSL_SCL	BB16	MM_PIN_P_M1_CKC_DAT_07_N	BC06	SH_SPARE_BG01
BA28	PV_PIN_B_CT_I2CSL_SDA	BB17	MM_PIN_P_M1_CKC_DAT_07_P	BC07	GND
BA29	GND	BB18	MM_PIN_P_M1_CKC_DAT_23_P	BC08	MM_PIN_P_M1_CKD_DAT_03_P
BA30	GND	BB19	MM_PIN_P_M1_CKC_DAT_23_N	BC09	MM_PIN_P_M1_CKD_DAT_03_N
BA31	GND	BB20	GND	BC10	MM_PIN_P_M1_CKD_DAT_04_P
BA32	GND	BB21	GND	BC11	MM_PIN_P_M1_CKD_DAT_04_N
BA33	PE_PIN_P_CT_E1_PRSNT1_B	BB22	MM_CT_P_PIN_MB_FSI6_CLK	BC12	GND
BA34	GND	BB23	MM_CT_B_PIN_MB_FSI6_DATA	BC13	MM_PIN_P_M1_CKD_DAT_22_P
BA35	PE_PIN_P_E1_CK0_DAT_00_N	BB24	GND	BC14	MM_PIN_P_M1_CKD_DAT_22_N
BA36	PE_PIN_P_E1_CK0_DAT_00_P	BB25	PV_CT_P_PIN_FSI1_CLK	BC15	GND
BA37	PE_PIN_P_E1_CK0_DAT_02_N	BB26	PV_CT_B_PIN_FSI1_DATA	BC16	GND
BA38	PE_PIN_P_E1_CK0_DAT_02_P	BB27	GND	BC17	MM_PIN_P_M1_CKC_DAT_08_N
BA39	GND	BB28	PV_CT_P_PIN_ATTENTION_B	BC18	MM_PIN_P_M1_CKC_DAT_08_P
BA40	SH_PIN_P_CT_FSP1_FSI_CLK	BB29	GND	BC19	MM_PIN_P_M1_CKC_DAT_22_P
BA41	GND	BB30	PE_E1_P_PIN_CK0_DAT_01_N	BC20	MM_PIN_P_M1_CKC_DAT_22_N
BA42	NA_PIN_P_A2_CK0_DAT_07_P	BB31	PE_E1_P_PIN_CK0_DAT_01_P	BC21	GND
BA43	NA_PIN_P_A2_CK0_DAT_09_N	BB32	PE_E1_P_PIN_CK0_DAT_02_N	BC22	GND
BA44	NA_PIN_P_A2_CK0_DAT_10_P	BB33	PE_E1_P_PIN_CK0_DAT_02_P	BC23	PV_CT_B_PIN_FSI2_DATA
BA45	NA_PIN_P_A2_CK0_DAT_11_N	BB34	GND	BC24	PV_CT_P_PIN_FSI2_CLK
BA46	GND	BB35	GND	BC25	GND
BA47	NA_PIN_P_A1_CK0_DAT_20_P	BB36	PE_PIN_P_E1_CK0_DAT_01_N	BC26	TS_PIN_P_CT_TEST_LSSD_TE
		BB37	PE_PIN_P_E1_CK0_DAT_01_P	BC27	GND



Position	Net Name
BC28	TS_PIN_P_CT_STBY_RESET_B
BC29	PV_PIN_P_CT_FSI_IN_ENA1
BC30	GND
BC31	PE_E1_P_PIN_CK0_DAT_00_P
BC32	PE_E1_P_PIN_CK0_DAT_00_N
BC33	PE_E1_P_PIN_CK0_DAT_04_N
BC34	PE_E1_P_PIN_CK0_DAT_04_P
BC35	GND
BC36	GND
BC37	PE_PIN_P_E1_CK0_DAT_03_N
BC38	PE_PIN_P_E1_CK0_DAT_03_P
BC39	PE_PIN_P_E1_CK0_DAT_06_N
BC40	PE_PIN_P_E1_CK0_DAT_06_P
BC41	GND
BC42	SH_CT_P_PIN_MB_FSI0_CLK
BC43	GND
BC44	NA_PIN_P_A2_CK0_CLK_P
BC45	NA_PIN_P_A2_CK0_DAT_13_N
BC46	NA_PIN_P_A2_CK0_DAT_12_P
BC47	NA_PIN_P_A2_CK0_DAT_14_N
BC48	GND
BD01	MM_M1_P_PIN_CKC_DAT_09_N
BD02	MM_M1_P_PIN_CKC_DAT_10_P
BD03	GND
BD04	SH_PIN_P_M1_CKB_DAT_07_P
BD05	SH_PIN_P_M1_CKB_DAT_11_P
BD06	GND
BD07	MM_PIN_P_M1_CKD_DAT_05_P
BD08	MM_PIN_P_M1_CKD_DAT_05_N
BD09	MM_PIN_P_M1_CKD_DAT_06_P
BD10	MM_PIN_P_M1_CKD_DAT_06_N
BD11	GND
BD12	MM_PIN_P_M1_CKD_DAT_20_P
BD13	MM_PIN_P_M1_CKD_DAT_20_N
BD14	MM_PIN_P_M1_CKD_DAT_23_P
BD15	MM_PIN_P_M1_CKD_DAT_23_N
BD16	GND
BD17	GND

Position	Net Name
BD18	MM_PIN_P_M1_CKC_DAT_20_N
BD19	MM_PIN_P_M1_CKC_DAT_20_P
BD20	MM_PIN_P_M1_CKC_DAT_21_N
BD21	MM_PIN_P_M1_CKC_DAT_21_P
BD22	GND
BD23	GND
BD24	PV_CT_P_PIN_FSI3_CLK
BD25	PV_CT_B_PIN_FSI3_DATA
BD26	GND
BD27	TS_PIN_P_CT_CARD_TEST
BD28	GND
BD29	GND
BD30	PV_PIN_P_CT_CHIP_ID1
BD31	GND
BD32	PE_E1_P_PIN_CK0_DAT_03_N
BD33	PE_E1_P_PIN_CK0_DAT_03_P
BD34	PE_E1_P_PIN_CK0_DAT_06_N
BD35	PE_E1_P_PIN_CK0_DAT_06_P
BD36	GND
BD37	GND
BD38	PE_PIN_P_E1_CK0_DAT_05_N
BD39	PE_PIN_P_E1_CK0_DAT_05_P
BD40	PE_PIN_P_E1_CK1_DAT_00_N
BD41	PE_PIN_P_E1_CK1_DAT_00_P
BD42	GND
BD43	GND
BD44	GND
BD45	NA_PIN_P_A2_CK0_DAT_13_P
BD46	NA_PIN_P_A2_CK0_DAT_18_N
BD47	NA_PIN_P_A2_CK0_DAT_14_P
BD48	NA_PIN_P_A2_CK0_DAT_15_N
BE01	MM_M1_P_PIN_CKC_DAT_09_P
BE02	GND
BE03	SH_PIN_P_M1_CKB_DAT_20_P
BE04	SH_PIN_P_M1_CKB_DAT_16_P
BE05	GND
BE06	MM_PIN_P_M1_CKD_DAT_07_P
BE07	MM_PIN_P_M1_CKD_DAT_07_N

Position	Net Name
BE08	MM_PIN_P_M1_CKD_DAT_12_P
BE09	MM_PIN_P_M1_CKD_DAT_12_N
BE10	GND
BE11	MM_PIN_P_M1_CKD_DAT_16_P
BE12	MM_PIN_P_M1_CKD_DAT_16_N
BE13	MM_PIN_P_M1_CKD_DAT_21_N
BE14	MM_PIN_P_M1_CKD_DAT_21_P
BE15	GND
BE16	MM_PIN_P_M1_CKC_DAT_01_P
BE17	MM_PIN_P_M1_CKC_DAT_01_N
BE18	GND
BE19	MM_PIN_P_M1_CKC_DAT_14_P
BE20	MM_PIN_P_M1_CKC_DAT_14_N
BE21	MM_PIN_P_M1_CKC_DAT_18_N
BE22	MM_PIN_P_M1_CKC_DAT_18_P
BE23	GND
BE24	GND
BE25	GND
BE26	GND
BE27	GND
BE28	PV_PIN_B_CT_FSP0_FSI_DATA
BE29	PV_PIN_P_CT_FSP0_FSI_CLK
BE30	GND
BE31	PE_E1_P_PIN_CK0_DAT_07_N
BE32	PE_E1_P_PIN_CK0_DAT_07_P
BE33	PE_E1_P_PIN_CK0_DAT_05_N
BE34	PE_E1_P_PIN_CK0_DAT_05_P
BE35	GND
BE36	GND
BE37	PE_PIN_P_E1_CK0_DAT_07_P
BE38	PE_PIN_P_E1_CK0_DAT_07_N
BE39	PE_PIN_P_E1_CK1_DAT_01_N
BE40	PE_PIN_P_E1_CK1_DAT_01_P
BE41	GND
BE42	GND
BE43	NA_PIN_P_A2_CK0_DAT_22_P
BE44	NA_PIN_P_A2_CK0_DAT_22_N
BE45	GND



Position	Net Name	Position	Net Name	Position	Net Name
BE46	NA_PIN_P_A2_CK0_DAT_18_P	BF36	GND	BG26	MM_PIN_P_M1_CKC_DAT_16_N
BE47	NA_PIN_P_A2_CK0_DAT_16_N	BF37	GND	BG27	MM_PIN_P_M1_CKC_DAT_16_P
BE48	NA_PIN_P_A2_CK0_DAT_15_P	BF38	PE_PIN_P_E1_CK1_DAT_03_P	BG28	GND
BF01	GND	BF39	PE_PIN_P_E1_CK1_DAT_03_N	BG29	GND
BF02	SH_PIN_P_M1_CKB_DAT_19_P	BF40	PE_PIN_P_E1_CK1_DAT_02_N	BG30	PE_E1_P_PIN_CK1_DAT_07_P
BF03	SH_PIN_P_M1_CKB_DAT_08_P	BF41	PE_PIN_P_E1_CK1_DAT_02_P	BG31	PE_E1_P_PIN_CK1_DAT_07_N
BF04	GND	BF42	GND	BG32	GND
BF05	MM_PIN_P_M1_CKD_DAT_08_N	BF43	GND	BG33	PE_E1_P_PIN_CK1_DAT_05_P
BF06	MM_PIN_P_M1_CKD_DAT_08_P	BF44	NA_PIN_P_A2_CK0_DAT_21_P	BG34	PE_E1_P_PIN_CK1_DAT_05_N
BF07	MM_PIN_P_M1_CKD_DAT_11_P	BF45	NA_PIN_P_A2_CK0_DAT_21_N	BG35	PE_E1_P_PIN_CK1_DAT_03_N
BF08	MM_PIN_P_M1_CKD_DAT_11_N	BF46	GND	BG36	PE_E1_P_PIN_CK1_DAT_03_P
BF09	GND	BF47	NA_PIN_P_A2_CK0_DAT_16_P	BG37	GND
BF10	MM_PIN_P_M1_CKD_DAT_14_P	BF48	NA_PIN_P_A2_CK0_DAT_17_N	BG38	GND
BF11	MM_PIN_P_M1_CKD_DAT_14_N	BG01	SH_PIN_P_M1_CKB_DAT_23_P	BG39	PE_PIN_P_E1_CK1_DAT_07_N
BF12	MM_PIN_P_M1_CKD_DAT_19_N	BG02	SH_PIN_P_M1_CKB_DAT_22_P	BG40	PE_PIN_P_E1_CK1_DAT_07_P
BF13	MM_PIN_P_M1_CKD_DAT_19_P	BG03	GND	BG41	PE_PIN_P_E1_CK1_DAT_05_P
BF14	GND	BG04	MM_PIN_P_M1_CKD_DAT_09_P	BG42	PE_PIN_P_E1_CK1_DAT_05_N
BF15	MM_PIN_P_M1_CKC_DAT_00_P	BG05	MM_PIN_P_M1_CKD_DAT_09_N	BG43	GND
BF16	MM_PIN_P_M1_CKC_DAT_00_N	BG06	MM_PIN_P_M1_CKD_CLK_P	BG44	GND
BF17	MM_PIN_P_M1_CKC_DAT_04_P	BG07	MM_PIN_P_M1_CKD_CLK_N	BG45	NA_PIN_P_A2_CK0_DAT_20_P
BF18	MM_PIN_P_M1_CKC_DAT_04_N	BG08	GND	BG46	NA_PIN_P_A2_CK0_DAT_20_N
BF19	GND	BG09	MM_PIN_P_M1_CKD_DAT_15_P	BG47	GND
BF20	MM_PIN_P_M1_CKC_DAT_11_P	BG10	MM_PIN_P_M1_CKD_DAT_15_N	BG48	NA_PIN_P_A2_CK0_DAT_17_P
BF21	MM_PIN_P_M1_CKC_DAT_11_N	BG11	MM_PIN_P_M1_CKD_DAT_18_N	BH03	SH_PIN_P_M1_CKB_DAT_21_P
BF22	MM_PIN_P_M1_CKC_DAT_13_P	BG12	MM_PIN_P_M1_CKD_DAT_18_P	BH04	GND
BF23	MM_PIN_P_M1_CKC_DAT_13_N	BG13	GND	BH05	MM_PIN_P_M1_CKD_DAT_10_P
BF24	GND	BG14	SH_PIN_P_M1_CKB_DAT_17_P	BH06	MM_PIN_P_M1_CKD_DAT_10_N
BF25	MM_PIN_P_M1_CKC_DAT_17_N	BG15	GND	BH07	GND
BF26	MM_PIN_P_M1_CKC_DAT_17_P	BG16	MM_PIN_P_M1_CKC_DAT_03_P	BH08	MM_PIN_P_M1_CKD_DAT_13_P
BF27	GND	BG17	MM_PIN_P_M1_CKC_DAT_03_N	BH09	MM_PIN_P_M1_CKD_DAT_13_N
BF28	GND	BG18	MM_PIN_P_M1_CKC_DAT_06_P	BH10	MM_PIN_P_M1_CKD_DAT_17_N
BF29	PV_PIN_P_CT_FSI_SMD	BG19	MM_PIN_P_M1_CKC_DAT_06_N	BH11	MM_PIN_P_M1_CKD_DAT_17_P
BF30	PV_PIN_P_CT_CHIP_ID0	BG20	GND	BH12	GND
BF31	GND	BG21	MM_PIN_P_M1_CKC_DAT_10_P	BH13	GND
BF32	PE_E1_P_PIN_CK1_DAT_01_P	BG22	MM_PIN_P_M1_CKC_DAT_10_N	BH14	MM_PIN_P_M1_CKC_DAT_02_P
BF33	PE_E1_P_PIN_CK1_DAT_01_N	BG23	MM_PIN_P_M1_CKC_DAT_12_P	BH15	MM_PIN_P_M1_CKC_DAT_02_N
BF34	PE_E1_P_PIN_CK1_DAT_00_N	BG24	MM_PIN_P_M1_CKC_DAT_12_N	BH16	GND
BF35	PE_E1_P_PIN_CK1_DAT_00_P	BG25	GND	BH17	MM_PIN_P_M1_CKC_DAT_05_P



Position	Net Name
BH18	MM_PIN_P_M1_CKC_DAT_05_N
BH19	MM_PIN_P_M1_CKC_DAT_09_P
BH20	MM_PIN_P_M1_CKC_DAT_09_N
BH21	GND
BH22	MM_PIN_P_M1_CKC_CLK_P
BH23	MM_PIN_P_M1_CKC_CLK_N
BH24	MM_PIN_P_M1_CKC_DAT_15_P
BH25	MM_PIN_P_M1_CKC_DAT_15_N
BH26	GND
BH27	MM_PIN_P_M1_CKC_DAT_19_N
BH28	MM_PIN_P_M1_CKC_DAT_19_P
BH29	GND
BH30	GND
BH31	PE_E1_P_PIN_CK1_DAT_06_P
BH32	PE_E1_P_PIN_CK1_DAT_06_N
BH33	GND
BH34	PE_E1_P_PIN_CK1_DAT_04_P
BH35	PE_E1_P_PIN_CK1_DAT_04_N
BH36	PE_E1_P_PIN_CK1_DAT_02_N
BH37	PE_E1_P_PIN_CK1_DAT_02_P
BH38	GND
BH39	GND
BH40	PE_PIN_P_E1_CK1_DAT_06_N
BH41	PE_PIN_P_E1_CK1_DAT_06_P
BH42	PE_PIN_P_E1_CK1_DAT_04_P
BH43	PE_PIN_P_E1_CK1_DAT_04_N
BH44	GND
BH45	GND
BH46	NA_PIN_P_A2_CK0_DAT_19_P
BH47	NA_PIN_P_A2_CK0_DAT_19_N
BH48	GND



Glossary

AES	Advanced Encryption Standard
ASIC	Application-specific integrated circuit
BIST	Built-in self-test
BMC	Baseboard management controller
BR	Branch register unit
CAI	Coherent accelerator
CAPI	Coherent accelerator processor interface
CMOS	Complementary metal–oxide–semiconductor
CPM	Critical path monitor
CR	Condition register unit
DDR	Double data rate
DFE	Decision feedback equalizer
DFU	Decimal floating-point unit
DIMM	Dual in-line memory module
DMA	Direct memory attach
DMI	Differential memory interface
DRAM	Dynamic random access memory
DTS	Digital thermal sensor
ECO	Extended cache option
ECID	Electronic chip identification
ECRC	End-to-end CRC
EDI	Elastic differential I/O
EEH	Enhance error handling
EEPROM	Electrically erasable programmable read-only memory
EI4	Elastic interface 4
ET	Early time
FC PLGA	Flip-chip plastic land grid array
FIFO	First-in, first-out

FRU	Field-replaceable unit
FSI	<u>FRU</u> service interface
FSP	Flexible service processor
FXU	Fixed-point units
GFW	Global firmware
GT/s	Gigatransfers per second
HCSL	Host clock signal level
HSS	High-speed serial
I ² C	Inter-integrated circuit
IEEE	Institute of Electrical and Electronics Engineers
IFU	Instruction fetch units
IP	Intellectual property
ISA	Instruction set architecture
iVRM	Internal voltage regulator module
JTAG	Joint Test Action Group
LCB	Logon control block
LED	Light-emitting diode
LGA	Land grid array
LPAR	Logical partition
LPC	Low pin count bus or lowest point of coherency
LPST	Local Pstate table
LSI	Level signalled interrupt
LSSD	Level-sensitive scan design
LSU	Load store units
MFSI	Master FSI
MPG	Multi-protocol gateway
MPUL	Most-positive up level
MSI	Message signalled interrupt
OCC	On-chip controller

OEM	Original equipment manufacturer
PAPR	Power Architecture Platform Reference
PCIe	Peripheral Component Interconnect Express
PE	Partitionable endpoints
PEC	PCI Express controller
PHB	PCI host bridge
PLL	Phase-locked loop
PMC	Power management control
PMCR	Power Management Control Register
PMICR	Power Management Idle Control Register
PMSR	Power Management Status Register
PPM	Parts per million
PSI	Processor support interface
PVR	Processor Version Register
RC	Root complex
SBE	Self-boot engine
SCM	Single-chip module
SCOM	Scan communications
SEEPROM	Serial electrically erasable programmable read-only memory
SMP	Symmetric multiprocessing
SHA	Secure Hash Algorithm
SOI	Silicon on insulator
SPI	Serial peripheral interconnect
SPR	Special-Purpose Register
SRAM	Static random access memory
SVIC	Special, vertical interconnect channel
TCE	Translation control entry
TDP	Thermal design point
TLP	Transaction layer packet



TPM	Trusted platform module
UPS	Uninterrupted power system
VID	Voltage ID
VPD	Vital product data
VLE	Variable length encoding
VRM	Voltage regulator module